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Abstract
The main part of this research was dedicated to propose a new area-efficient and low power bandgap
reference (BGR) circuit. Two new BGR circuit architectures utilizing current switched and current
memory techniques are presented. Both circuits are designed using manufacturer-provided device
models and operations are verified by using SPICE (Simulation Program with Integrated Circuit
Emphasis) simulations. Moreover, to study the design area occupation, layout designing is also
carried out.
The final part of the research was carried out to propose a novel ultra-low-power temperature
independent current reference, which is designed by using subthreshold CMOS devices. In this
work also, SPICE simulations were performed to verify the circuit operations, and the results are
presented. Therefore, this dissertation consists of six chapters.
In Chapter l, a brief introduction of this research is given, including research background,
objectives and dissertation structure.
In Chapter 2, the conventional BGRs are reviewed and the major problems of available CMOS
BGRs are discussed.
In Chapter 3, an area efficient CMOS bandgap reference with switched-current and current-
memory technique is presented.
The proposed circuit uses only one parasitic bipolar transistor to generate reference voltage so
that significant area reduction is achieved. The circuit produces an output of about 650 mY and
simulated results show that the temperature coefficient of output is less than 10.7 ppm/"Cin the
temperature range from 0 oC to 100 'C. The average current consumption is about 49.5 pA in the
above temperature range. Furthermore, output can be set to almost any value. The circuit was
designed and simulated in 0.25 pm CMOS technology. The layout occupies less than 0.011 mm2
(100 pm x 110 pm).
In Chapter 4, an area efficient, low power, fractional CMOS bandgap reference utilizing switched-
current and current-memory techniques is presented. The proposed circuit uses only one parasitic
bipolar transistor and built-in current source to generate reference voltage. Therefore significant
area and power reduction is achieved, and bipolar transistor device mismatch is eliminated. In addi-
tion, output reference voltage can be set to almost any value. The proposed circuit is designed and
simulated in 0.18 pm CMOS process, and simulation results are presented. With a 1.6 V supply,
the reference produces an output of about 628.5 mV and simulated results show that the tempera-
ture coefficient of output is less than 13.5 ppm/"C in the temperature range from 0 oC to 100 'C.
The average current consumption is about 8.5 pA in the above temperature range. The core cir-
cuit, including current source, operational amplifier, current mirrors and switched capacitor filters,
occupies less than 0.0064 mm2 140 pm x 80 pm).
In Chapter 5, a novel temperature-compensated, ultra-low-power current reference based on two
B-multipliers whose resistors are replaced by nMOS devices operated in the deep triode region is
ll
presented. The circuit, designed by a0.25 pm CMOS process, produces an output reference current
of 13.7 nA at room temperature. Simulated results show that the temperature coefficient of the
output is less than 100 ppm/"C in the range from 
-20 'C to 80 oC and the average power dissipation
is 0.9 W.
In Chapter 6, conclusions of this study and recommendations for further research are given.
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Chapter L
Introduction
1.1 Introduction
Designing high-accuracy analog circuit always has been an important research field, and significant
developments are expected in the future. This is because, the analog circuits are the interfaces
which connect the real world and digital circuits. They are used to amplify, process and filter the
analog signals and convert them to digital signals or vice versa. Decades ago it was more common
to compose analog LSI and digital LSI separately. But, for the purposes of the mass production
and cost reduction of packaging and testing, analog-digital mixed signal system on chip (SoC)
applications have emerged recently and become main stream in LSI industry.
However, CMOS technology keeps developing in purpose for high speed and the high density
integration of the digital circuit, and hence, various restrictions have been caused in an analog
circuit. Moreover, the transmission of the digital signals that have discrete values inflict noise on
analog signals that has continuous values. Therefore, it is important and necessary to invent new
analog circuit configurations and architectures to solve these problems.
On the other hand, in the latter half of the 1980's, the digital circuitry extended explosively as
the CMOS technology developed. As a result of this, a lot of circuit designers move from analog
to digital. Thus, the advancement of the analog circuit designing is slower compared to that of
digital circuits. On the other hand, high performance analog circuit is necessary to draw out the
performance of the digital circuits, and therefore the analog circuit has become the bottle neck of
large scale integrated (LSI) circuits.
Many analog circuits require voltage references, such as analog-to-digital (A/D), digital-to-
analog (D/A) converters, and operational amplifiers. Thus, voltage reference is a pivotal building
block in mixed-signal and radio-frequency systems. For example, most of the mixed-signal systems,
as shown in Fig. 1.1, have more than one voltage reference due to different voltage reference
requirements and also to avoid crosstalk through a single reference circuit. Most voltage references
are usually designed based on a bandgap reference, which was firstly proposed by Widlar [], and
was further developed by Kuijk [2] and Brokaw [3].
Also current reference is a basic building block in analog circuits as a bias source for oscillators,
amplifiers, phaseJocked loops and etc. All mentioned applications make extensive use of current
references and their accuracy is strongly related to the temperature and process stability of these
references. Several current references have been proposed previously [4,5,6f.
The main purpose of this research is to propose area-efficient, low power consumption, volt-
age and current reference circuits while solving various problems of the analog circuit designing
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Figure 1.1: Mixed signal system
according to the present demand.
1.2 Research objectives
The main part of this research was dedicated to propose a new area-efficient and low power bandgap
reference circuit. Tlvo new circuit architectures utilizing current switched and current memory
techniques are presented. Both circuits are designed using manufacturer-provided device models
and operations are verified by using SPICE (Simulation Program with Integrated Circuit Emphasis)
simulations. Moreover, to study the design area occupation, layout designing are also carried out.
Since both the bandgap references were designed to have insensitive outputs for supply voltage
and temperature and smaller design areas, the results are compared with conventional bandgap
references.
The final part of the research was carried out to propose a novel ultra low-power temperature
independent current reference, which is designed by using subthreshold CMOS devices. In this
work also, SPICE simulations were performed to verify the circuit operations, and the results are
presented.
1.3 Dissertationframework
The core of this dissertation consists of a selection of three publications, two of which are related
to the area-efficient CMOS bandgap reference, and one of which describes the ultra low-power
current reference based on subthreshold CMOS devices. Therefore, this dissertation consists of six
chapters.
Chapter I gives abriefintroduction ofthis research, including research background, objectives and
dissertation structure.
Chapter 2 reviews the conventional voltage references: Forward-biased diode reference, Zener
references, and Subthreshold references. Furthennore discusses the major problems of available
CMOS bandgap references.
Chapter 3 describes the area-efficient bandgap reference with new circuit structure and presents
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the SPICE simulations and layout results.The circuit produces an output of about 650 mV and
simulated results show that the temperature coefficient of output is less than 10.7 ppm/"C in the
temperature range from 0 oC to 100 "C. The average current consumption is about 49.5 pA in the
above temperature range. Furthermore, output can be set to almost any value. The layout occupies
less than 0.011 mm2 (100 pm x 110 prm).
Chapter 4 is dedicated to area-efficient and low-power bandgap reference. The major problems of
the bandgap reference, which is presented in Chapter 3, are also discussed. With a 1.6 V supply, the
reference produces an output of about 628.5 mY and simulated results show that the temperature
coefficient of output is less than 13.5 ppm/'C in the temperature range from 0 oC to 100 'C. The
average current consumption is about 8.5 pA in the above temperature range. The core circuit,
including current source, opamp, current mirrors and switched capacitor filters, occupies less than
0.0064 mm2 180 pm x80 pm).
Chapter 5 presents the novel temperature-compensated, ultra-low-power current reference based
on two B-multipliers whose resistors are replaced by nMOS devices operated in the deep triode
region. The circuit produces an output reference current of 13.7 nA at room temperature. Simulated
results show that the temperature coefficient of the output is less than 100 ppm/'C in the range from
-20 "C to 80 'C and the average power dissipation is 0.9 pW.
Chapter 6 gives conclusions of this study and recommendations for further research.
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Chapter 2
\ oltage Reference
2.I Introduction
One of the most important building blocks in analog circuits is a precise reference, be it voltage
or current. This reference should have good stability under various operation conditions such as
temperature variations and power supply voltage variations. Some of the examples of applications
where reference are required are A/D converters, D/A converters, DC-DC converters, AC-DC con-
verters, operational amplifiers, and linear regulators. Those applications are widely used in almost
all modern electronics products such as digital cameras, cellular phones, digital televisions, portable
music players, and laptops. Thus the reference generator circuits play an important role in modern
analog circuit designing. The requirements for ideal reference are listed as follows.
o Temperature independent output.
o Supply voltage independent output.
o Flexibility in output.
Temperature-drift performance is one of the most important issues to be taken into consideration.
Temperature coefficient (TC), which is expressed in parts-per-million per degree (ppm/"C), is the
typical metric used for variations across the temperature, and is defined as follows [1].
TC= I AGeference) (2.1)Reference d(Temperature)
There are a few kinds of process technologies that are used to fabricate the integrated circuits.
The standard bipolar process, complementary metal oxide semiconductor (CMOS) process, and
BiCMOS technology are the most common. Voltage references can be divided into three main
groups.
o Forward-biased diode references
o Zener References
o Subthreshold references
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Figure 2.1: Principle of the bandgap reference
2.2 Forward-biaseddiode reference
The forward-biased diode reference f2,31, which is also referred to as bandgap reference, is the
most common voltage reference. They are capable of generating references having a temperature
coefficient (TC) in order of 10 ppm/"C over the temperature range from 0 oC to 100 "C. The prin-
ciple and the temperature behavior of the bandgap reference are illustrated in Fig. 2.I and 2.2,
respectively. The bandgap reference sums the proportional-to-absolute-temperature (PTAI) voltage
and a base-emitter voltage (Vss) of a bipolar transistor or, equivalently, a forward-biased diode
with proper weighting to obtain zero TC output. This can be done because Vsg shows a negative
temperature coefficient (discussed in next section) as shown in Fig. 2.2. Therefore, the ouput of
the conventional bandgap reference can be written as
V1EF=Van*KVprer (2.2)
where, K is a constant. Constant K is chosen to obtain a Vnnr value that has a minimum variation
over the temperature of interest.
2.2.1 Temperature behavior of Vsp
Figure 2.3 shows a pnp bipolar transistor biased by a current source 16.. The relationship between
bias current Ig and Vss of the bipolar transistor can be expressed as follows.
fc〓Is exp‐寺:「
?
??
〓?
Vpsp=Vsp*KVprnr
VPTAT=等
where,
(2.3)
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Figure 2.2: Basic temperature behavior of the bandgap reference
Figure 2.3: Yss of bipolar transistor
where 15 is the saturation current, /c is the Boltzmann's constant, T is the absolute temperature,
and q is the elementary charge. However, 15 is proportional to pkTn!, where p represents the
mobility of minority carriers and ni is the intrinsic carrier concentration of silicon. The temperature
dependencies ofp and n, are given by
???
? ??
?
? 、
μ ∝ μ07“
ん『  ∝  73eXPIttL
Temperature
where constant“～-3/2,and Eg is the bandgap energy of silicon.
as follows,
Is =ゎ74+“eXp手
where b is a proportionality factor. Assuming that Ig is a constant, the temperature dependences of
VsB can be written as }Vnr , I Ic\ AVr V7 015"#=t"|.^/i- 
h * Q.s)
From eq. (2.4),we can write
* = b(4 + m)r3*^ exp* * 674+m("ro*\( .+\dr "' kr \-'-" kr l\kT2l
From eqs. (2.4) and (2.5), we can write
Y*-@+aY*2v,Is 0T ' 'I' kTz
Thus, by using eqs. (2.5) and (2.7), the temperature dependence of Vse can be derived as
1:;黒=子h讐―“
十の手―島玲
yBE―(4+“)吟―為/9
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Therefor , 15 can be expressed
(2.4)
(2.6)
(2.7)
(2.8)
(2.9)
(2.10)
(2.11)
By using eq.(2.9), it is possible to calculate the TC of Vsn at a given temperature. Assuming that
the Vgn=750 mV at room temperature T=300K, and thus,?Vnnl0T =-L5 mV/K. Therefore, it is
clear that the Vss of bipolar transistors exhibits a negative TC.
2.2.2 PTAT voltage
Assume two bipolar transistors Q1 and Q2, biased by identical current sources, as shown inFig. 2.4.
Q1 is a unit transistor and Q2 consists of n unit transistors. Thus the Vses of Qr and Q2, Vssl and
VsB2, cdn be expressed as
yBEl =y71n弁
yBE2=yr in幾
respectively. As shown in previous section, both Vssl and Vsp2 are complementary to absolute
temperature (CTAI). On the other hand, the difference between Vser and VsB2, which is given by
△yBE yBEl_yBE2
等(h弁―h岩)=等h“
???
?
〓
is proportional to absolute temperature (PTAT).
(2.12)
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Figure 2.4: Base-emitter voltages at different current densities
2.2.3 Bandgap reference
Conventional bandgap references use above-described CTAI and PTAI voltages to generate tem-
perature independent reference. ln I97I, Robert Widlar introduced the first bandgap reference [4].
The simplified schematic of Widlar bandgap reference is shown in Fig. 2.5.
In Fig. 2.5 the bipolar transistor Q1 is operated at higher current density compared to Qz.
Because Q1 and p2 shares the same base voltage, we can write
9
besides,
thus, from (2.13) and (2.14)
フЪEl=フbE2+r2R3
ソbEl―yBE2=△ンЪE=レirlni:
ろ=守=持h芳
ンiουr = 巧9E3+f2R2
= LE3+書・yr・ln芳
The output of the Wildar bandgap, therefore, can be expressed as
(2.13)
(2.14)
(2.15)
(2.16)
Even though the Widlar bandgap reference offered the first absolute voltage source with zero
(very small) temperature drift, it still has a few drawbacks. First the output voltage is fixed to silicon
bandgap voltage and can not be changed. Next, the performance of the circuit depends heavily on
the current density in Q3 which will change if the circuit is loaded.
To overcome those problems, another version of bandgap references [5, 6] have been presented.
A simplified version of a common bandgap reference is shown in Fig. 2.6. First, for simplicity,
assume that V65= 0 V. Operational amplifier senses the Vse of Qr, VsB1, and the voltage across
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Figure 2.5: A simplified version of Widlar bandgap reference
the Q2 and R1, then regulates them to be equal. Assuming that the current through each terminal is
/6, the relationship between the voltages in nodes a and b can be written as follows
VBEr = VBp2 + IsRl Q.I7)
Therefore, by using above relation , the expression for output voltage Vpsp can be derived as
(2.18)
As discussed in previous section, Vs61 shows negative temperature dependence while AVss shows
positive temperature dependence. Therefore, setting the resistor ratio R2lRl for a proper value,
temperature independent Vssp can be achieved. Even though the bandgap references are widely
used in modern analog applications because of their accuracy, they are having many problems that
required further research.
o Flexibility in output
Another problem of the traditional bandgap references is no flexibility in the output voltage.
This is because, as the name suggests, the output of the bandgap reference is equal to the
yREF=乃E2+肩△yBE
Vdd
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Figure 2.6: A simplified version of common bandgap reference
2000 2OO5 2O1O Year
Figure 2.7: Relation between process and power supply
1.8V‐3.OV
1.5V‐1.8V
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Figure 2.8: Parasitic bipolar transistors in CMOS process
bandgap voltage of silicon, which is approximately 1.2 V at room temperature. Since, as
shown in Fig. 2.7, the supply voltage of the modern analog designs falls to near, or rather
below the bandgap voltage, the traditional bandgap references are unable to function. To
overcome this problem, several techniques have been demonstrated [7, 8, 9]. However, such
bandgap references require BiCMOS technologies, CMOS technologies with low-threshold
devices, and resistor network with large values that result in extra cost and larger design area.
Opamp offset effects
Every operation amplifier comes with an input offset voltage (see appendix A ). This offset
error introduces a significant error in output of conventional bandgap references. The output
voltage of Fig. 2.6, which is influenced with offset of the operational amplifier, can be given
by
vneF=vsEz1R2^" R2"' --!LVar 
- nrot Q-19)
Therefore, the offset is multiplied by the factor R2|RI, which is always grater than 1, and it
appears in the output. In typical bandgap references, operational amplifier offset voltage is
multiplied by a factor larger than l0 and appears in the reference voltage [10]. Additionally,
offset voltage itself has a temperature dependence, rising the temperature coefficient of the
reference voltage. For this reason, low-offset operational amplifiers or offset cancellation
techniques should be used to achieve a precision reference voltage in conventional bandgap
references. But those techniques come with complex circuitry [11], and therefore difficult to
design.
Design area problems
Since the SoC applications become increasingly popular, CMOS process has shown several
advantages compared to BiCMOS process. The main drawbacks of the BiCMOS process are
the expensiveness, long period of process development, and the low-performance of BiCMOS
digital circuits compared to that of CMOS digital circuits. Thus, the several techniques have
been demonstrated on implementation of parasitic bipolar transistors in CMOS process [12,
13, l4l. In standard n-well CMOS process, a parasitic PNP transistor can be fabricated as
shown in Fig. 2.8. However, compared with other devices, parasitic transistors need a larger
design area. Although, the MOSFETs are scaled down to the nano-scale regime, parasitic
transistors are left unchanged. As CMOS technology continues to shrink down, the design
area becomes more and more expensive and, thus, is an important aspect of any design.
Therefore, the design of common conventional bandgap reference, which uses the area ratio of
the parasitic bipolar transistors to generate the reference voltage, becomes a critical problem.
p-substrate
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Figure 2.9: Zener voltage reference
Figure 2.10: Modified zener voltage reference
2.3 Zener references
The zener reference is another widely used voltage reference circuit, which uses zener diode and
a resister to generate the reference voltage, as shown in Fig. 2.9. When the zener diode operates
in reverse-breakdown region, significant change in bias-current induces nearly negligible change
in diode-voltage. Zener reference uses this mechanism to generate reference voltage. The main
disadvantage in reference shown in Fig. 2.9 is that the breakdown voltage has a positive temperature
drift, approximately between +1.5 and 5 mV/"C. And another problem is, common zener diodes
have a high breakdown voltage between 5.5 and 8.5 Y and therefore these voltage references are
not suitable to use with low-voltage applications. However, the temperature dependence of zener
reference can be effectively reduced by using the structure shown in Fig. 2.10. This technique
cascades one or several elements with negative TCs, in Fig. 2.10 forward-biased diode, which
shows TC of -2.2 mY l"C per diode. But this method increases the required supply voltage. Thus,
the zener reference is only suitable for high-voltage applications with supply voltages greater than
6to9V.
13
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of vol references'able 2.I: Summarv of com
Reference Area
Power
Consumption
Low supply
Voltage TC
Bandgap △ △ △ ○
Zener × × × ×
Subthreshold△ ○ ○ △
2.4 Subthreshold references
The increasing demand for portable electronic devices, micro-sensors, and bio medical sensors
makes the ultra-low power circuits increasingly important. Most references based on bipolar tran-
sistors and zener diodes consume relatively large power, and therefore, cannot be used in ultra-low
power applications. Even though the reference [7], which is based on vertical substrate bipolar
transistors, consumes a few micro watts, it needs a resistors with high resistance of several hundred
mega-ohms. Such a high value resistors required large design area to be implemented, causing cost
problems. Therefore, to solve those problems, references based on subthreshold CMOS devices
[15, 16] have been demonstrated and attracting more attention recently. They consists of the MOS
devices that operate in the subthreshold (weak inversion) region, and only consume a few hundred
nano-watts to several micro-watts. Additionally, some subthreshold voltage references use only the
MOS devices [6], and therefore they are ideal to use with ultra-low power CMOS-only designs.
However, there are a few drawbacks in subthreshold voltage references. First, the leakage cur-
rent increases as the temperature, and overwhelms the drain current at moderately high tempera-
ture. As a result of this, the operating temperature range for subthreshold reference generators are
often limited. Second, the output reference voltage is highly dependent on the threshold voltage
of pMOS/nMOS devices [16], which vary from MOS-to-MOS, chip-to-chip and wafer-to-wafer.
Thus, the output is highly sensitive to process variations.
2.5 Comparison
Our study in this chapter has introduced three voltage reference topologies : forward-biased ref-
erence, zener reference, and subthreshold reference. It is instructive to compare the performance
aspects of these topologies to gain a better view of their applicability. Table 2.1 compares the
important attributes of each reference topology.
2.6 Summary
This chapter gave some fundamental knowledge of reference voltage generators, and described the
basic requirements of voltage references. Then, some of most widely used reference voltage gener-
ators are presented, and their operating principles, including the process requirements, advantages
and the disadvantages are briefly discussed. Finally, the comparison is made between the described
reference generators.
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Chapter 3
Area-efficient bandgap reference
3.L Introduction
Precise voltage references with good stability against temperature and supply voltage are always
in great demand in many applications such as analog-to-digital (A/D) converters and voltage reg-
ulators. Most voltage references are usually designed based on a bandgap reference fL,2,3, 4f,
which add the forward bias voltage across a p-n diode with a voltage that is proportional to ab-
solute temperature gfAI). In the conventional CMOS process, nearly ideal diode characteristics
can be obtained from a base-emitter voltage (Vsfl of parasitic substrate transistors [5]. As CMOS
technologies continue to shrink, the design area becomes more expensive. On the other hand, de-
mand for the portable electronic devices and micro sensors makes the low power circuits more
and more important. As a result, there is an increasing demand to design area-efficient and low
power analog circuits. However, compared to other devices, parasitic transistors need larger design
area. Additionally, despite the MOSFETs are scaled down to the nanoscale regime, parasitic bipo-
lar transistors are left unchanged. Therefore the design area of the common conventional bandgap
reference, which uses area ratio of the parasitic bipolar transistors to generate reference voltage,
becomes a critical problem. Another problem of the traditional bandgap reference is no flexibil-
ity in output voltage. Because, as it name suggests, the output voltage is close to the bandgap of
silicon, which is approximately 1.2 V at room temperature. To overcome those problems, several
techniques have been demonstrated. Switched-capacitor bandgap references proposed in [6, 7, 8],
use one parasitic bipolar transistor and a switched capacitor network to generate reference voltage.
Thus, this structure can significantly reduce the chip area and eliminate the bipolar transistor device
mismatch, and therefore widely used in area-efficient and high-accuracy applications [9, 10, l1].
However, main disadvantage of switched-capacitor references is that the output is not valid in one
phase. Another problem is relatively large capacitors should be used in output stage occupying
more chip area. Another design challenge in switched-capacitor references is how to generate the
current sources, that use to bias the p-n junction. The circuits proposed in [5, 12] are capable of
providing a fraction of the bandgap voltage. However, such references require resistor networks
with large values occupying large design area.
This chapter presents an improved bandgap reference which is capable of generating refer-
ence voltage by using only one parasitic bipolar transistor, thus the area size becomes significantly
smaller and bipolar transistors device mismatch is eliminated. Moreover the proposed circuit out-
puts a fraction of the silicon bandgap voltage, and the reference voltage Vp6p can be set to almost
any value.
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Figure 3.1: Conceptual diagram of the proposed bandgap reference
3.2 Architecture of the proposed circuit
As mentioned in the previous chapter, it is well known that the base emitter voltage of bipolar
transistor, V3s, exhibits a negative temperature coeftcient. Additionally, the difference between
base-emitter voltages (LVnil of two identical bipolar transistors, which operate at unequal current
densities, exhibits a positive temperature coefficient. The conventional bandgap reference uses sum
of VsB and LVB7 with proper weighting to obtain zero TC. Therefore, the output voltage of the
conventional bandgap reference can be written as
VnoF=aVsEt+BLVsp (3.1)
Constants a and B are chosen to obtain a Vnnr that has a minimum variation over the temperature
range of interest. Assuminga,B > 0, eq. (3.1) can be rewritten as follows.
ИマEF=(α+β)yBEl―βyBE2 (3.2)
It is important to notice that, temperature-independent voltage can be generated by using two volt-
ages that have only negative TCs. Two diferent negative TC voltages can be produced by using
only one bipolar transistor and switched current technique. Therefore, this method lets us eliminate
the need of parasitic bipolar array, which occupies large design atea , from conventional bandgap
references. The proposed bandgap reference uses the method shown in eq. (3.2) to generate the
reference voltage.
Figure 3.1 illustrates the conception of the proposed bandgap reference. The circuit consists of
two supply independent current sources, a parasitic bipolar transistor, a voltage-to-current converter
(VTCC), two current memory cells (CMC) and a resistor. Switch 
^S 
W controls the current feeds into
Q1 and generates two different base-emitter voltages. When S lV is ON, current (n + l)Io is fed into
Q1 and base-emitter voltage becomes Vaar. Next SIV turns off, current feeds into Q1 changes to
Is and base-emitter voltage becomes Vnnz. YTCC network converts those V361 andVnn to currents
given by Vnnl& and Vsrzlh. Where l/Rr is transconductance of the VTCC. In the proposed
circuit we use CMC1 and CMCz, which are designed to behave as high accuracy current cells and
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current mirrors, to generate continuous current sources 11 = (a + F)Vnnlh and 12 = FVnnzlRt.
from discontinuous currents Vsil lRt andVsB2lRl, respectively. As shown in eq. (3.2), it is possible
to generate a temperature independent voltage by injecting the subtracted current (a + B)Vs6lfu -
FVsrzl& into the resistor R2. Supply independent current sources, VTCC and current memory
technique are described in next section.
3.3 Proposed bandgap reference
3.3.1 Circuitoperation
The schematic of the proposed area-efficient CMOS bandgap reference circuit is shown inFig. 3.2,
and Fig. 3.3 represents the timing diagram. The proposed circuit has four main parts:
o Supply independent current source
o Current switch
. Output stage
o Startup circuit
o Bias generator
Supply independent current source
The current source has two modes, which depend on the status of switch S W1. Figure 3.4(a) repre-
sents the mode when S lVr is oN.
Assume that Ml drain current is mls during this phase and current mirror ratio of M1 : M2 is
m : n + l. The current given by 16 flows through R1, generating the voltage of
VntJ = mRlls (3.3)
across the resistor.
On the other hand, M2 dtun current (Iy2), givenby (n + l[s, is injected into Qr. Therefore,
base-emitter voltage of Q1 can be written as
19
However, the differential amplifier compares Vsil and Vp1,1, then regulates them to be equal. Thus,
the gate voltage of M1 and M2 is forced to flow supply independent currents through Mr and Mz.
Using eqs. (3.3) and (3.4), we can write the expression for Is as
yB]=等″Ψ
献1お=等パ観半
(3.4)
(3.5)
Figure 3.5 represents the plot of eqs. (3.4) and (3.4) for Rr = 48 kO, Z=300 K, 15 = 5.839 x
10-12 pA, m=27, and (n + l)=32. It is clear that eq. (3.5) has two roots, corresponding to the
cunents I = ITero and .f = Istabte, Therefore, to ensure that 1 = Is1a61s is achieved, a start-up circuit
should be used with the supply independent current source. The start-up circuit is discussed in latter
section.
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Figure 3.2:Schematic of the proposed area―emcient CNIIOS bandgap reference.
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Figure 3.3: Timing diagram
The mode of the supply independent current source changes when S l7r turns oFF. Figure 3.4(b)
represents the schematic of this mode. The charge stored in gate of M2 and C3 keeps the same drain
current through M2 as that of when ,S I4zr is oN. However, in this mode, operational amplifier places
the base-emitter voltage of Ot across R1. Thus the current flows through M1 is determined by the
base-emitter voltage of Qt. Hence we can say that the circuit is functioning as a voltage-to-current
converter. In this phase, the current switching circuit starts functioning.
Current switching circuit
InFig.3.2, when both S IVr and SW2 are OFF, the charge stored in gate of M2 and C3 keeps the same
drain current through M2 as that of when 
^S 
IV1 is oN, and all the current is injected into Q1. Thus
base-emitter voltage of Q1 is also the same as SWr was oN, which is given by Van. Thus the
current flows through R1 can be written in another way as follows.
As shown in Fig. 3.3, SWz only turns oN, when Sl7r is oFF. Thus switch SI4z2 does not affect
the current generated in supply independent current source. However, it changes the current injected
into p1, when S l4zl is orr. In the phase when S W1 is orr and S W2 is oN, the charge stored in gate
of Mz and C3 keeps the same drain current through M2 as that of when S lV1 is oN, which is given
by (n + I )16. In Fig.3 .2, the current switch circuit is designed to sink the current, which is equal
to nl@ + 1) x Iy2, when S !72 is oN. Thus the current given by n/e is sunk by the current switch.
The resultant cunent given by Ie is injected to Qr.Therefore, the base-emitter voltage of Q1 in this
phase is expressed by
fl=“rO=推
景
7BE2〓
等
加
券
(3.6)
(3.7)
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(a) Supply independent Current Source
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(b) Voltage-to-current converter
Figure 3.4: The two modes of current source
(n+ l)l m
L  S Wl l ν l
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Figure 3.5: Calculated output current of supply independent current source
The operational amplifier places this voltage across R1, forcing the gate voltage of M1 to flow
the current given by
(3.8)
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through M1. Thus, during this phase the current through R1 is also given by eq. (3.8). The output
stage, which is described in next section, mirrors the currents given in eqs. (3.6) and (3.8) with
proper weighting, and uses them to generate the reference voltage.
Output stage
In the proposed circuit, current memory technique (discuss later), is used in order to archive a
continuous output reference. First, when both SWr and,SW2 arc oFF, switched-capacitor filter
SCFI senses the gate voltage of M1, and memorizes in gate nodes of M3. Next, when SW1 is off
and SW2 is oN, SCF2 senses the gate voltage of Mr, and memorizes in gate nodes of M+.
Assuming that aspectratio of Mr : Mz : Ma is m : (a + B) : I and that of M5 : M6is I : B,
continuous drain currents of M:(Ig) and that of MaQd can be derived as
r2=推
子
亀=7讐
16-
Thus the current flows through R2 becomes
β yBE2
“
 Rl
(3.9)
(3.10)
10びr=f3~f6=7考
:『
L―β yBE2
“
 Rl (3.11)
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to gate of M1
from Operational amplifi er
Figure 3.6: Start-up circuit
Therefore, the output voltage of the proposed bandgap reference can be expressed as
VnnF = R2v. I1UT
=hTlr.ov"ff-r"'*l
As we discussed in the previous section, by choosing a and B such that
。+の写―βΨ =0
(3.12)
(3.13)
reference voltage with zero TC can be obtained. Furthermore, by changing R2 , VnEr can be set to
any value between (Voo 
-ZVooil and2V6p17, where Voop andV2py are the overdrive voltages of
pMOS and nMOS, respectively.
Startup circuit
As discussed in the previous section, the supply independent current source has two stable states,
corresponding to the currents given by l7sy6 aind Istabte, as shown in Fig. 3.5 . To ensure that the
stable state is achieved, a startup circuit shown in Fig. 3.6 is used. The proposed startup circuit
consists of an inverter and a pull-down transistor. The input of the inverter is connected to the
vdd
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Figure 3.7: Bias generator
output of the operational amplifier, and the output controls the gate of pull-down transistor Ms. lf
the output voltage of differential amplifier is lower than the inverter threshold voltage, M5 becomes
oN and pulls down the voltage on gates of pMOSs, so that Mt and Mz avoid the current state of
Iz"ro-
Bias generator
All the cunent mirrors used in the proposed design is implemented with cascode current mirrors,
to achieve the high output impedance and to reduce the current mirror mismatch (discuss later).
The bias generator circuit shown in Fig. 3.7 is used to generate the bias voltage of pMOS cascode
transistors.
As discussed in the previous section, M2 drun current is constant regardless of the status of
,S l7r and S l7z. The bias generator uses this constant M2 drain current as the input, and generates
the bias voltage of pMOS cascode transistors.
3.3.2 Switched-capacitor filter (SCF)
To achieve continuous current sources from discontinuous currents, the proposed circuit uses cur-
rent memory technique, which is implemented using the switched-capacitor filter shown in Fig.
3.8, where X represents the SCF number (i.e. SCFI consists of C1 and Cz,). Capacitors and
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Figure 3.8: Switched-capacitor filter
switches used in SCF were implemented by metal insulator metal capacitors (MIMCAPs) and
CMOS switches. SWt,x and SW+,x are controlled by non-overlapping clock signals as shown in
Fig. 3.3. When SW3,x is oN, capacitor Cr is charged to gate voltage of M1. While SWq,x is oN, if
u1 and u2 are not equal, then charge is redistributes among C1 and C2,y. The time constant of the
switched-capacitor filter is given by τ=讐・幾 (3.14)
where fcrx is the frequency of the switch control signals. Time constant r, given by the above
equation, is an important factor which determines the settling time of the proposed circuit. Another
important fact that should be considered is effect of charge injection, which is one of the major
problems found in systems using switched capacitors. Voltages in nodes a and b change due to
charge injection when S W3,y and SW+,x turn off. However, in node a, the channel charge of SWz,x
is absorbed by SWa,.x, minimizing the voltage difference between two phases. Thus the charge
injection is negligible. But the voltage change in node b due to charge injects from S W4,y can not
be neglected. This problem will be discussed in a later section.
3.3.3 Differentialamplffier
The op-amp used in the proposed bandgap reference circuit is a simple p-channel input two-stage
differential amplifier as illustrated in Fig. 3.9. In the proposed design, the operational amplifier
common mode voltage equals to the base-emitter voltage of the bipolar transistor, which is approx-
imately 500 mV to 700 mV. This requires an operational amplifier with low input-common mode
voltage. The input common mode range of the differential amplifier shown in Fig. 3.9 is from
Vno 
- 
Vrnp 
- 
Vspp to VGSD, so that it enables us to use low input voltages.
Vpaus shares the same bias voltage with Mz in Fig. 3.2, providing supply independent bias
current. Inputs Vo and Vn are connected to the nodes of Q1 and R1, respectively. A compensation
capacitor Cg, zs shown in Fig. 3.9, is used to ensure the stability of the current source generator.
3.4 Design issues and accuracy analysis
3.4.1 Input offset voltage
As discussed in the previous section, every operational amplifier suffers from input offset voltage,
and this input offset voltage of the operational amplifier introduces a significant error in the output
Vdd
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Figure 3.9: Two-stage differential operational amplifier
voltage of bandgap references. In conventional bandgap references, input offset voltage is amplified
by a factor larger than 10 and appears in the output U3l.
In the proposed design, it is assumed that the operational amplifier input offset varies negligibly
between the two phases. Therefore, also taking into account the input offset voltage of operational
amplifier, Vos, eg.(3.6) and eq. (3.8) can be rewritten as
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粕
and
, , Vgg+Vggrl,OS=r0,OS= & '
, VBEZ + VOsi2,OS = 
---frr^
l
‰E二の=農等[α+のh皇雫些―βh割+農αbs
(3.15)
(3.16)
respectively.
Hence, the output of the proposed bandgap reference including the effect of input offset voltage
is given by
(3.17)
From eq. (3.17), it can be observed that the amplifier input offset voltage is multiplied by the
factor of Rzlm&. This means in return that the effect of the input offset voltage increases with
the increase of R2lmfu. For simplicity assume that the current minor ratios are fixed. Then, as
mentioned in the previous section, by only changing the value of R2, the output reference voltage can
Vdd
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be set to any value between (Voo 
- 
2Voni and2Vsp1t7. Thus the maximum value for R2lmR1 can
be calculated when the output reference reaches to (Vpp-2Vooi.Assuming thatVoop-}.1 V the
maximum output reference voltage for the proposed design can be given by
yRE二滋4χ=2.8V-2×0.lV〓2.6V (3.18)
To set the output reference to the value given in eq. (3.18), R2 should be set to 672k&, resulting
the maximum theoretical value 2"1 - 3 (3.1e)mRt lutx
Therefore, in the worst case, the input offset voltage of the amplifier will be multiplied by the
factor 3 and appears in the output reference.
However, on the other hand, let us assume that the output reference is set to the typical value
of the conventional bandgap references, which is approximately 1.2 V at room temperate. By using
the same method as above, it can be shown that the input offset voltage of the operational amplifier
will be only multiplied by less than 2. Thus, compared to conventional bandgap reference in which
the multiplication factor is larger than 10 [3], the proposed circuit attains superior performance.
3.4.2 Current mirror ratios
The performances of most of the current mode circuits rely on matching of the current mirrors.
On the other hand, the matching performance of CMOS current mirror is mainly limited by the
matching properties and the operating conditions of MOS transistors in the mirror circuit.
Since the current mirrors are used in the current source, current switching stage and the output
stage of the proposed design, the performances of the output voltage is directly related to the match-
ing performances of the current mirrors. By using eq. (3.I2), the dependence of output reference on
mismatch of current mirror ratios m, (a + F), and B can be calculated. Assume that the worst case
of current mirror mismatch is e%o. Therefore, the worst case output reference due to e7o mismatch
of m, (a + B),and B can be written as
R2
[α
+の(1+鳥)玲]―β←一鳥)玲E4yREttε (3.20)
“
(1-鳥 )Rl
From eq. (3.I2) and eq. (3.20), the error of the output reference can be expressed as follows.
VREF.rrro, =
vnnr,. 
- 
Vnnr
×100% (3.21)7REF
Figure 3.10 represents the graph of eq. (3.2I). In mass production, the deviation of the bandgap
reference voltage is approximately * SVa lI4l. From Fig. 3.10 it is clear that e should be kept to
less than t}.7Vo,to guarantee the worst case mismatch of + 5Va inthe output of the proposed design.
One main source of mismatch is differences in the drain-source voltages of the input transistors and
output transistors. However, by using proper circuit techniques such as cascode current mirrors, the
nearly ideal operating conditions can be achieved. Thus the influence of differences in the drain-
current voltages on matching performance can be eliminated [15]. In the proposed design, all the
current mirrors were implemented by using casdode current mirrors, therefore, the current mirror
mismatch due to difference in the drain-source voltage of the transistors is negligible. Consider the
simple current mirror shown in Fig.3.11. Assume that the threshold voltage mismatch of the nMOS
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Figure 3.10:. Vnzr variation due to current mirror mismatch
bl
Figure 3.11: Mismatch of simple current mirror
transistors is V7p,1 
- 
Vrn,z = LVrn.Thus the current ratio is described by
Io 
_ 
F(Vcs -Vrn - LVril2
Ip F(Vcs -Vrdz
=, 
_ 
2LV*
Vcs 
- 
Vrn (3.22)
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The latter part of eq. (3.22) represents the mismatch of the current mirror. From above results,
it is clear that to minimize the current mirror mismatch, the overdrive voltage Vcs - V17r must be
maximized. On the other hand, the threshold mismatch LVTI can be expressed by [16, 17]
△yr″〓
Avrn
(3.23)
瓶
where AyTp is the proportionality factor and scales down with the gate oxide thickness /o'. When
/r, is given in angstroms and W and L in microns, eq. (3.23) can be written as [4]
by
Therefore, the current mismatch of the current mirror shown in Fig. 3.11 can be approximated
△yr″=マ両mV
=鵠×薫≒
Ijyw,巧ИrⅣ=01×40×鳥X響～H4μm
(3.24)
(3.25)
(3.26)
?
??
For simplicity. assume that the current mirror is implemented by square transistors, and the
overdrive voltage is approximately 100 mV. The oxide thickness tor is approximately 40 A itt O.ZS
pm CMOS technology, which is used to design the proposed bandgap reference. Thus the minimum
values for L and W can be calculated as
However, the good layout techniques such as common centroid and use of dummy devices,
can be effectively used to increase the matching performances, on the other words, to reduce the
minimum values of L and W
The circuit techniques presented and demonstrated in [18] and [19] have successfully achieved
maximum e of about 0.1 and 0.01, respectively. Thus, using those current mirror techniques, it is
possible to achieve the accuracy of up to O.lVa in the proposed bandgap reference. However, those
techniques use more complex circuitry and larger transistors, therefore, occupies more design area.
3.4.3 Switched feedthrough
Since the proposed circuit uses the switched-capacitor technique, the limitations due to the switches
is one of the main design challenges. The two of the most non-ideal and serious effects that limit
the advantages of MOS switches are :
o Clock feedthrough (also known as charge feedthrough [20] or capacitive through)
o Charge injection
The clock feedthrough occurred due to the overlapping (coupling) capacitance from the gate to
source/drain. This gate-drain and gate-source overlapping capacitance allows charge to be trans-
ferred from clock signal, which is applied in the gate to switch on and switch off the transistor, to
the drain and source. This charge produces an elrorvoltage on loadcapacitor.
On the other hand, the charge injection depends on many factors such as dimensions and thresh-
old levels of the MOS transistors, voltage and impedance of input and output nodes, waveform and
magnitudes of the clock signal. Thus, compared to clock feedthrough, charge injection is more
complex and difficult to model and compensate. However, both phenomenas are unavoidable when
dealing with analog circuits that use switched control signals.
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GND
Figure 3.12: Effect of clock feedthrough
Clock feedthrough
The input stage of the switched capacitor filter presented in Fig. 3.8 is shown in Fig. 3.I2 in details.
The capacitance Corp and Cory are the overlap capacitors of pMOS and nMOS transistors that are
given by
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and
εου′=COX・7P・LDP,
θ。″=C鋸・Ⅵ缶・LDⅣ,
(3.27)
(3.28)
here, LDp and LDy are the lengths of the gate that overlaps the drairy'source.
When the switch turns oN, the input signal u;, is connected to Cl through the pMOS and nMOS
transistors. Thus Cr is charged to input signal. The final voltage ofthe node a does not have any
effects from clock feedthrough. Next, consider the case when switch turns off. In this time, as
shown in Fig. 3.12, the gate voltage of pMOS transistor changes from GND to Vpp, and the gate
voltage of nMOS transistor changes from Vpp to GND. This voltage changes in the clock signals
effect the final voltage of node a. When the switch turns off, the pMOS transistor causes a voltage
change of
(3.29)δυこP=cl+θ。′
°(~yDD),
and the nNIIOS transistor causes a voltage change of
δυほ″=θ二十εoⅣ
・(VDD) (3.30)
VddI
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Figure 3.13: Circuit generating complementary clocks
in node a. Thus the resultant voltage change in node a due to the change in clock signals can be
expressed by,
δυσス1=δυ。二Ⅳ+δυc二P〓yDD.{鉤蒜 }
Notethat 6ury,1 is independentof theinputsignalul. Thismeans,theclockfeedthroughin-
troduces a nearly constant offset voltage in the output. Furthermore, from eq. (3.31) it can be seen
that the CMOS switch fairly cancels the effects of clock feedthrough, because the complementary
signals act to cancel each other. However, the above expression for Sury is only valid if pre-
cisely controlled complementary signals are used to turn off the pMOS and nMOS transistors. To
overcome this problem, the circuit shown in Fig. 3.13 is used in the proposed design to generate
complementary clock signals. In Fig. 3.13, the delay of inverter Il is duplicated through the gate of
M1, providing complementary clocks.
Charge injection
To study the effects of charge injection, consider Fig. 3.I4, which represents the detailed version of
the input stage of switched capacitor filter shown in Fig. 3.8 .
When the switch is ott, inverted channels exist at the oxide-silicon interfaces in both nMOS and
pMOS transistors. The total charge in the inverted channels pMOS and nMOS transistor can be
given by
(3.31)
(3.32)
(3.33)
Qch,P = WpLpCox(uin - lVrn,pl) ,
Qch.N = WxLxCox(Voo - ur, - Vrn,u) ,
and
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Figure 3.14: Effect of charge injection in node a
respectively. When the switch turns off, this charge in inverted channels is injected to into uin and
onto the load capacitor C1, through source and drain terminals of nMOS and pMOS transistors.
This phenomena is called charge injection.
However, the charge injected into u;n is absorbed by the input source, which is assumed to be a
low-impedance, resulting no effor. On the other hand, the charge injected onto the load capacitor
introduces an error in the final voltage on the capacitor. For simplicity, assume that the half of
the channel charge in pMOS and nMOS transistors is injected onto load capacitor. Therefore, the
voltage change in C1 due to charge injection can be expressed by
Oεヵ,Ⅳ
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6uri.r =
0“,P
2Cl2Cl
=努 lWN助(ちD~吻″
~Lか 乃 キ Oπ―降 二』 } (3.34)
Note that as shown in Fig. 3.14, pMOS and nMOS transistors injects electrons and holes into
load capacitor, respectively. This opposite charges cancel each other reducing the effect ofcharge
injection. However to achieve 6uri.r = 0, we should select the device sizes of MOS transistors,
such that Qch,p = Qr7,,7,r for selected u;n. On other words, the complete cancellation of charge
injection occurs only once for varies input levels of u;n. Even though the complete cancellation does
not occurs for other input levels, the cancellation of opposite charges reduce the effect of charge
injection. Thus all the switches in the proposed design implemented by CMOS switches to reduce
the effect of charge injection.
Charge cancellation in node a
Figure 3.15 illustrates the instants of 
^SI4/r turning offand SW2 turning oN, in switched capacitor
filter. In the beginning, S Wl is oN. Then, after the clock changes, it turns off. Then after dZ time
S W2 turns oN. In Fig. 3.15, 6qo1 and Sqnl represent the total charge dispatch onto C1 from pMOS
Vdd
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Figure 3. I 5 : Charge injection and clock feedthrough cancellation in node a
and nMOS, due to both charge injection and clock feedthrough, respectively. Then, 5q0,2 and 5q",2
represent the total charge absorbed from C1 into pMOS and nMOS when they turn oN, respectively.
Thus the resultant voltage change in node a after 
^S 
lVz turns off can be expressed by
δυα=」≒{(らュ十δ9凛)―けら2+ら2)}
From eqs。(3.31),(3.34)and(3.35)
6ucr - (ur,,r,, + 6lci,t) - (ur,, r,, + 6u,'i,2)
= (dr,f,, - or"r,r) - (\u"t,z - 6u,4r)
As discussed previously, du"y,1 and 6ury,2 are independent from input levels. Furthermore,
pMOS and nMOS transistors used in,SWr and S W'2 share the same device dimensions. Therefore,
neglecting the dimension mismatch of pMOS and nMOS transistors, it can be said that (Urrr1 - 6ury,2) =
0 for all input levels.
On the other hand, as it clear from eq. (3.34) , 6uri,r and 6u";,2 depend on not only the input levels,
but also the threshold voltage of pMOS and nMOS devices. However, for small values of change in
uin arrdthreshold mismatches, it can also be said that (6r"i,t - 5ur;,2) x 0. Thus, the voltage changes
in node c due to charge injection and clock feedthrough can be neglected.
Effect on output reference
In Fig. 3.15, even though the voltage change in node a due to charge injection and clock feed
through is negligible, that of node b should be taken into the account. This is because, when
S I4z2 turns off charges due to charge injection and clock feedthrough are deposited onto node b, and
this charges remain unchanged until,s l7z turns oN, resulting a noise current through M3. This noise
current generated in M3 canbe expressed as follows.
(3.35)
(3.36)
Vdd
Iメ
in,M3 = g 
^S (6ury,r, + 6uri,21) (3.37)
3.4.DESIGNISSIES AND ACCIIRACYANALYSIS
where, gm3 is the transconductance of M3, 6rrf,zt and 6ur;,21 are the voltage changes in node
b due to clock feedthrough and change injection when S Wz turns off, respectively. The values for
Srrf,zt and 6u"i,21can be expressed in the same manner as eqs. (3.31) and (3.34).
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On the other hand, S CF2 also suffers from the switch injection and clock feedthrough, resulting
in a noise current through Ma. Tlten this noise current is mirrored into M6. The resultant noise
current flows through M6 can be calculated in the same way as above,
物=br{澁―洗 }
δυαЛ =j::[{‰LⅣ(yDD―町41-yr二Ⅳ)_wPLP(切一 ly2.二Pll}
J″,M6=夕
“
,6(δυ弔22+δυα,22)
δυο二22=yDD.{z瓦互ill与:π―洗 }
δυd22=吉:::{‰
ιⅣ(yDD~吻耽2~yT二0-7PttP傷″2-lyTttPll}
(3.38)
(3.39)
(3.40)
(3.41)
(3.42)
(3.44)
where,
where gm6 is the transconductances of M6. Both the filters share the same clock in output stage
(S WqJ and S Wa,2), and therefore the variati on of M3 and Ma gate voltages due to charge injection
are simultaneous. In other words, the resultant noise currents in M3 and M6 arc also simultaneous,
and thus work to cancel each other's effect. Thus, the change in voltage across R2 due to charge
injection and clock feedthrough of SCFl and SCF2can be written as
|Vnnrl = Rz(ir,uz - in,u6) (3.43)
In practice, it is difficult to choose the values for C21 and Cz.z, such that |Vnnrt becomes zero
in all range of temperature, because uinl &nd uin,2 ?to non-linear values. However, smaller SVnpr,t
can be achieved by choosing a higher value for CzJ,Cz,z. But this lends to larger time constant,
given by eq. (3.14), and occupies more design area.
Furthermore, as it is clear from Fig. 3.2, the voltage on capacitor C3 is also sensitive to
clock feedthrough and charge injection, and thus should be considered. The voltage changes on
C3 (changes on M3 gate voltage) causes changes in 1s. Assume that the current change in /6 due to
clock feedthrough and charge injection is A16. Thus, by using eqs. (3.6) and (3.8), we can rewrite
the currents flow through R1 when S Wr is oFF as follows
4α″=讐 ???
?
―
?
―
?
(4+1)(Io+△ro)?
?
?
?
?
?〓
rs
and
(3.45)
Since both the switched capacitor filters SCFI and S CF2 sense the gate voltage of M1 when
S IVr is oFF, the currents given in eqs. (3.44) and (3.45) are copied and mirrored into the output stage.
L″ =讐〓均in≒鍔}轟
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Hence, the output reference voltage that suffers from the clock feedthrough and charge injection on
C3 can be given by
(4+1)(rO+△O)
(3.46)
From eq. (3.46), it can be calculated that5%o change in 10 results in only 0.l0%o change in output
reference. Therefore, sensitivity of M2 gate voltage to clock feedthrough charge injection can be
neglected.
In the proposed design, values of Czl- 575 fF and C2,2= 500 fF are chosen such that the worst
case variation of Vpsp between two phases become approximately 300 pV. Value of C1 was set to
425 fF.In the case of applications such as pipeline AD converters, which use sampled reference, a
continuous reference is not required; thus, smaller CzJ,Cz,z can be used, resulting to more design
area reduction.
3.5 Simulation results
The proposed area-efficient bandgap reference was designed in a 0.25trtrm CMOS process, and fol-
lowing simulations were done to verify the performances.
Temperature sweep.
- 
Operational amplifier
- 
The supply independent current source.
- 
Switched capacitor filter.
- 
The fullbandgap reference.
Stability analysis.
Power supply sweep.
Transient sweep.
3.5.1 Temperaturesweep
Operational amplifier
The operational amplifier is simulated using the circuitry shown in Fig. 3.16. In this simulation
test bench, the operational amplifier is biased by using the supply independent current source, in
which 
^S 
I7r is set to oN. This method allows us to investigate the various operating possibilities of
amplifier in different temperature conditions and various supply voltages. This is because, in the
actual design the operational amplifier is biased by the supply independent current source, and the
output current of the supply independent current source is temperature dependent. Furthermore, the
the base-emitter voltage of Qt, which correspond to common mode input voltage of the operational
amplifier, is also temperature dependent.
Figure 3.17 represents the simulation results of the open-loop transfer function in different tem-
peratures, and various supply voltages. In the proposed design, the inputs of the operational am-
plifier are forced to virtual ground. This requires a high open loop differential gain. As can be
LEF=農玲
{la・
のh ―βln(fO+△r。)}Is
3.5.SIMIJLAT10N RES」
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Figure 3.16: Simulation test bench of the open-loop transfer function
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I
Frequency [Hz]
Figure 3.17: Magnitude and phase of the open-loop transfer function
seen in Fig. 3.17, the open loop differential gain is over 70 dB, and remains stable for all operat-
ing conditions. Because of the operational amplifier is biased by using supply independent current
source, the open loop differential gain and the bandwidth remain constant for supply voltage vari-
ations. However, the differential gain drops by approximately 3 dB, and the bandwidth is reduced
approximately by 100 MHz, when temperature change from 0 oC to 100 oC.
From Fig. 3.17 , the worst case phase margin can be calculated as
﹇?
?
〕
?「
?
???
?
?
?
﹇???﹈???〓?
108106104102100
P″= 180°-120°=60° (3.47)
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Figure 3.18: Output current of supply independent current source in different temperature
when temperature is 100'C. Thus, it can be said that the system is stable in all the operation condi-
tions. Except this small-signal AC simulations, the stability of the proposed design is examined by
using large signal time-domain simulation (applying a step function to Vp2), and will be discussed
in latter section.
Supply independent current source
The simulated output current of the supply independent current source in different temperatures
and the temperature dependence are shown in Fig. 3.18 and 3.19, respectively. From above results.
it can be said that the supply independent current source is stable in temperature range from OoC to
100"C, and the temperature coefficient of the output current is approximately -0.1 pA/"C.
Figure 3.20 represents the simulated results of the base emitter voltages of Qt, Vppl and Vsp2.
Proving the discussion in previous section, the temperature coefficients of both V651 andV662 are
negative, and can be calculated as
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22
?
?
?
?
?
?
?
?
?
?
?
﹇?
?
﹈
??
??
??
10
oVwr
AT 100°C
598.3mV-784.6 mV
-1.86 mV/°C, (3.48)
(3.49)
and
respectively. Note that, for simplicity, we ignore the second order effects. Thus, selecting the
constants a and B in eq. (3. l3), such that (a + B) : a = 2.1| : L86, the following condition can be
satisfied.
Ψ =型鶴許型=捌mw℃
いの写 ―βΨ =0 (3.50)
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Figure 3.19: Temperature dependence ofcurrent source
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Figure 3.20: Temperature dependence of of Vss and Vss2
Figure 3.21 shows the numerical calculation results of (2.1111.86)Vnn 
- 
Vsnz. The results
prove that the temperature dependence of the resultant voltage is negligibly small. Thus, in the
8020
____________ __\- 
- 
;--- -.. - --..,-.
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Figure 3.21: Numerical calculation results of (2.11 11.86)VBil - Vaez
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Figure 3.22: Node voltages of SCFr
proposed design, the aspect ratio of M3 : M6, which is correspond to current mirror ratio (a+B) : a,
is selected to approximately 33 :29.
Switched capacitor filters
The switched capacitor filters are simulated in different temperatures and supply voltages, to verify
the operations and to study the effects of charge injection and clock feed through. The maximum
Uin
Ua
A?"r
.s l4l2 oN
.f w'.91
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Figure 3.23: Voltage change in node a due to switch feedthrough
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Figure 3.24: Yoltage change in node b due to switch feedthrough
variation in Vp6p due to clock feedthrough and charge injection is observed when Vpp = 3.0 V
and T = 0 oC. Figure 3.22 shows the simulated node voltages of switched capacitor filter SCFr,
in Vpp= 3.0 V and T= 0 oC. The enlarged views of voltage waveforms of node a and node b are
representedinFigs.3.23and3.24,respectively. FromFig.3.23,whenSWr isoN,thecapacitorCl
is charged to uir, thus the voltage of node a becomes equal to u;n. However, after S !V1 turns oFF, a
change can be seen in the voltage of node a (during AI1). Then, after S W2 turns oN, the voltage
becomes almost the same as the previous ujn, proving the analysis conducted in the previous section.
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Figure 3.25: Temperature and power supply dependence of reference voltage
Thus, during this phase, as it can be seen in Fig. 3.24, capacitor C2 is charged into u;r. But, after
S !72 turns oFF, the voltage of the node D is changed by (6ury,21 * 6ua,zt), which is approximately
2I71tY. This voltage change causes error current of g^3(5ury,21 t 6u6i,21) to flows through R2.
tr'ull reference
Considering the matching properties, R1 and R2 are implementedby 12 kO unit resistors. The
resisters values of R1, R2 was set to 48 kO and 168 kO, respectively, such that the output reference
voltage becomes 650 mV at room temperature. Figure 3.25 shows simulation results of the output
reference voltage (Vnnr) as a function of temperature for different supply voltages. With a 2.8 V
supply voltage, the proposed circuit produces a output voltage of 650 mV at room temperature. With
the 2.8V supply voltage (standard supply voltage for the proposed design), the maximum variation
of the output voltage over the temperature range of 0 oC to 100 'C is 0.6 mV (650.0 mV at 50 "C-
649.4 mY at 100 "C). Thus the temperature coefficient of the output voltage with 2.8 V constant
power supply is
650.0 1nV-649.4 1nV
43
1 080
650 1nV
=9.23 ppm/°C
-f- Vnn = 3.o
--l- Voo = 2.8
-a- Von = 2.6
TCvoc=z.gv
100°C x 106
(3.51)
3.OV  i
200 1nV
2.8V
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Figure 3.26: Transient response of output voltage when step is applied to supply voltage
The worst case deviation of the output in above temperate range is approximately 0.7 mV
(650.2 mV at 50'C- 649.5 mV at 100 oC), when 3.0 V supply voltage is applied. Thus the worst
case temperature coefficient can be given by
650.2 1nV-649.5 1nV
﹇?
﹈
??
??
?
?
TC= x 106650 mV      100°C
10.7 ppm/°C (3.52)
3.5.2 Stability verification
To check the stability of the proposed bandgap reference, a small step voltage is applied to the
supply voltage and the change in output voltage is examined. Figure 3.26 shows the simulated
transient response of the output when 200 mV pulse voltage is applied to supply voltage.
In simulation results, an overshoot and undershoot can be observed in output voltage, when
the supply voltage change from 2.8 V to 3.0 V and from 3.0 V to 2.8 V, respectively. However, the
output has stabilized with a fint order behavior. This observed difference is less than 5 mV, which is
approximately *0.77Vo of the final output. This can be explained by the fact that the sudden change
in power supply voltage, first arrive to output Ma, directly. Then, arrive via Mq- > M5- > Ma,
with some delay. Thus, an overshoot or an undershoot can be seen in the beginning, but stabilized
quickly.
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Figure 3.27: Power consumption
3.5.3 Power Supply yariation and transient response
From Fig. 3.25, the worst-case deviation in Vnnp due to power supply variation can be seen at
T = 50 oC. Thus the worst-case DC power supply rejection ratio can be calculated as
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Figure 3.27 compiles the simulated results of supply current as a function of temperature for
different supply voltages. The current consumption is constant for different supply voltages, and
decreases with increase in the temperature. One of the reasons for this is that the power supply
independent current source has negative temperature coefficient, resulting in the decrease in bias
currents of bias generator and operational amplifier, with increasing the temperature. Another rea-
son is, as discussed previously, the base emitter voltage of parasitic bipolar transistor,Var, and the
resistor R1 exhibits negative and positive temperature coefficients, respectively. Thus, the current
flows through R1, which is given by Vss lR1, is reduced in proportion to temperature, and therefore,
the drain currents of M3 and Ma QnFig. 3.2) are also reduced in proportion to temperature.
From the results in Fig. 3.27 , it can be shown that the reference circuit consumed an average of
49.5 pA in the temperature range from 0 oC to 100 oC, while consuming the maximum of 65.5 pA
at 0 oC.
Transient response of the proposed circuit is shown in Fig. 3.28. The settling time is approxi-
mately 20 ps. Temperature and supply dependence of settling time can be neglected. Enlarged view
of selected area in Fig. 3.28 is seen in Fig. 3.29. T\e worst case of Vpsp difference between two
phases is 320 pV at 0 oC and Vno =3.0Y.
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3.6 Layout
The performances of analog circuits are highly sensitive to the matching of devices, such as resis-
tors, capacitors and specially the MOS devices used in current mirrors. By using a advance layout
techniques (such as common centroid), the effects of process variation and linear gradients can be
effectively minimized, and therefore, the circuit performance can be improved.
As discussed in Sec.3.4, the accuracy of current mirror ratio and matching of resistor ratio play
an important role in the proposed circuit. Thus, special attention need to be paid to the following
points:
o The current mirrors used in current source and current switch circuits, and in the output stage
are placed close together, respectively. Additionally, common cenfroid layout and dummy
elements are used.
o To reduce the error on resistor ratio R2lRl by corners and differing perimeters, both resistors
R1 and R2 arc implementedby 12 k(l unit resistors. Next, common centroid layout is used
to improve the matching between R1 and R2. Furthermore, dummy elements are placed in
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Figure 3.28: Transient response of the proposed circuit
3.7 COMPAttrSON
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Figure 3.29: Enlarged view of selected area in Fig. 3.28
both sides of the common centroid resistor array to reduce the effects of differing dopant
concentrations at differing points on the surface.
o In the operational amplifier layout, matching-sensitive pMOS differential pair are laid out
with common centroid technique, and dummy elements are also used.
o The capacitor ratios C2,ylCr determine the settling time of the proposed bandgap reference.
Furthermore, the difference of Vp6p between two phases mostly depends on matching of
CzJCz,z. Thus,thematching of C2sl andCr shouldbeconsidered. Toimprovethematching,
C2,y and C1 are implementedby 25 fF unit capacitors. Next, common centroid technique and
dummy cells are used.
Figure 3.30 displays the layout of the proposed design and the layout size is 0.011 mm2 (110 p m
x 100 p m).
3.7 Comparison
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Table 3.1 summarizes the performance of the proposed bandgap reference.
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Figure 3.30: Layout of the proposed bandgap reference
Table 3.2 compares the performance of the bandgap reference described in this chapter to that
of previously pubtished CMOS bandgap references. The bandgap reference proposed in this thesis
shows best performance in terms of chip area and temperature coefficient. Therefore it is ideal
for low-cost application. Moreover, the proposed circuit shows very good performance in PSRR.
Although [12] demonstrates better PSRR, the design proposed in this chapter occupies significantly
smaller chip area. The power consumption of the proposed design is comparably high compared to
15,21,221.
3.E Summary
In this chapter, we presented the design issues and accuracy analysis of novel area-efficient bandgap
reference which is utilized by switched-current and current-memory techniques. Conventional
bandgap reference circuits are utilized by array of bipolar transistors, thus the layout becomes a crit-
ical problem. However, the proposed circuit uses only one bipolar transistor so that the significant
area reduction can be achieved. The proposed circuit is designed and simulated and layout design
is carried out in 0.25 pm CMOS process. The simulation results show that the output reference
voltage Vnrr is 650 mV and the temperature coefficient of Vp6p is smaller than 10.7 ppm/"C for
the temperature form 0 oC to 100 "C. The design area is less than 110 pm x 100 pm and consumes
?
?
?
?
﹇
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Table 3.1: Performance summarv
Technology 0.25pm CMOS
0.011mm2 (110pm x 100pm)
Supply Voltage 2.8V
yREF 650 mV
TC of Vnnr <10.7 ppm/'C (0 "C to 100 'C)
Average current consume 49.5 1tA
S l4zr Switching Frequency 1 MHz
PSRR
-61dB(DC)
-53dB C)100Hz
-51dB@lkIIIz
-39.4dB ()10kIIz
average supply current of 49.5 pA.
い
〇
Table 3.2: Comparison to previously published CMOS bandgap reterences
ンlEF(V) TC(ppm/°) Design Area(IIm2) PsRR(dB)@(kHZ) POWer(μW) PrOCess μm―CMOS
This  O.650     10。7        0.011            -51(01            138.6       0.25
[5]  0.518     200         0.1              -20@1           5          0.4 Flash
[12]  0.858     12.4         1.2               -68@0.1           162        0.35
[21]  1.2       38.3         0.043             ‐58@0.1    24.5       0.35
[23]  1.12      127          0.4               -45@0.01          1400       0.5 digital
[22]  0.640     580          0.21              N.A.              74         0.35
?
?
?
?
?
?
?
?
?
?
?
?
‐?
?
?
?
?
?
?
?
?
?
?
?
?
?
?
』
「
?
?
?
?
?
?
51
REFERENCES
tll R. J. Widlar, "New Developments in IC Voltage Regulatorsl' IEEE J. Solid-State Circuits,vol.
sc-6, pp.2-7, Nov. 1971.
t2l K. E. Kuijk, "A Precision Reference Voltage Source," IEEE J. Solid-State Circuits, vol. sc-8,
pp.222-226, Jun. 1973.
t3l A.P. Brokaw, "A Simple Three-Terminal IC Bandgap Reference," IEEE J. Solid-State Cir-
cuits, vol. sc-9, pp. 388-393, Dec. I97 4.
l4l B.Razavi, Design of Analog CMOS Integrated Circuit. New York: McGraw HiII,2001.
t5l H. Banba, H. Shiga, A. Umezawa, T. Miyaba, T. Thnzawa, S. Atsumi, and K. Sakui, "A CMOS
Bandgap Reference Circuit with Sub-l-V Operation: IEEE J. Solid-State Circuits, vol. 34, pp.
67M74,May 1999.
t6l A.L. Westwick, "Switched Capacitor Bandgap Reference Circuit Having A Time Multiplexed
Bipolar Transistor ," U.S. Patent 5,059,820, OcL22, 1991.
t7l B. R. Gregoire, "Switched Capacitor Voltage Reference Circuits Using Transconductance Cir-
cuit to Generate Reference Voltage," U.S. Patent 6,819,163, Nov. 16, 2004.
t8l B.Gilbert and S.-F. Shu, "Switching Bandgap Voltage Reference," U.S. Patent 5,563,504, Oct.
g, 1996.
t9l B. R. Gregoire, "A Compact Switched-Capacitor Regulated Charge Pump Power Supply,"
IEEE J. Solid-State Circuits, vol. 41, pp.1944-1953, Aug. 2006.
[0] M.-H. Huang, P.-C. Fan, and K.-H. Chen, "Low-Ripple and Dual-Phase Charge Pump Circuit
Regulated by Switched-Capacitor-Based Bandgap Reference," IEEE Trans. Power Electron.,
vol. 24, pp. 1 161-1 172, May 2009.
tl ll M. Tuthill, "A Switched-Current, Switched-Capacitor Temperature Sensor in 0.6-pm CMOS,"
IEEE J. Solid-State Circuits, vol. 33, pp. 1117-1122, Jul. 1998.
t12l R. T. Perry, S. H. Lewis, A. P. Brokaw, , and T. R. Viswanathan, "A 1.4V Supply CMOS
Fractional Bandgap Reference," IEEE J. Solid-State Circuits, vol. 42, pp.2180-2186, Oct.
2007.
tl3l J. Michejda and S. K. Kim, "A Precision CMOS Bandgap Reference," IEEE J. Solid-State
Circuits, vol. SC- 1 9, pp. 1 0 14-102I, Dec. 1984.
REEERENCES
t14l J. Oehm and U. Grunebaum, "statistical analysis and optimization of a bandgap reference for
vlsi applicationsl' Analog Integrated Circuits and Signal Processing, vol. 29, pp.213-220,
Dec.2001.
tl5l G. Palmisano, G. Palumbo, and S. Pennisi, "High linearity CMOS current output stagei' Elec-
tronics Letters, vol.31, pp.789-790, May 1995.
t16l K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, "Characteization and modeling
of mismatches in mos transistors for precision analog design," IEEE J. Solid-State Circuits,
vol.21, pp. 1057-1066, Dec. 1986.
t17l M. J. M. Pelgrom, A. C. J. Duinmaiger, and A. P. G. Welbers, "Matching properties of mos
transistors," IEEE J. Solid-State Circuits, vol. SC-24, pp.1433-1439, Oct. 1989.
t18l W. Guggenbuhl, J. Di, and J. Goette, "switched-Current Memory Circuits for High-Precision
Applicationsl' IEEE J. Solid-State Circuits,vol.29, pp. 1108-1116, Sep. 1994.
t19l T. S. Fiez, G. Liang, and D. J. Allstot, "Switched-Current Circuit Design fssues," IEEE J.
Solid-State Circuits, vol. 26, pp. 192-202. Mar. 1991.
t20l K. R. Stafford, R. A. Blanchard, and P. R. Gray, 'A complete monolithic sample/hold ampli-
fier," IEEE J. Solid-State Circuits, vol. 9, pp. 381 
-387,Dec. 1974.
t21l Y.-H. Lam and W.-H. Ki, "CMOS Bandgap Reference With Self-Biased Symmertrically
Matched Current-Voltage Mirror and Extension of Sub-l-V Design," IEEE Trans. VLSI Syst.,
vol. 18, pp.857-865, Jun.2010.
I22l H.-W. Chen and J.-Y. Luo, "A lV Power Supply Operation CMOS Subbandgap Reference
Using Switched Capacitors," in International Symposium on Circuits and Systems (ISCAS
2008), May 2008, pp.2234-2237.
123) A. E. Buck, C. L. McDonald, S. H. Lewis, and T. R. Viswanathan, "A CMOS bandgap Refer-
ence Without Resistors," IEEE J. Solid-State Circuits, vol.37, pp. 81-83, Ian.2002.
Chapter 4
Low-power bandgap reference
4.l  lntroduction
The bandgap reference presented in previous chapter uses one bipolar transistor, switched current
and current memory technique to produce reference voltage and have archived significant area re-
duction. It generates two current sources that have different temperature coefficients and subtracts
one from other. Then feeds the subtracted current into a resistor to generate the reference voltage.
Therefore, it is necessary to use continuous drain currents through the both output stage pMOS and
nMOS transistors to generate the resistor output current. Only the difference of those drain currents
is used to generate the reference voltage. Thus, in other point of view, the drain current of output
stage nMOS transistor flows from VDD to GND uselessly. Practically, however, this drain current
is much larger than the current flowing through the output resistor. Approximately, one fourth of
the total supply current flows through the output stage nMOS transistor. Furthermore, additional
power should be used to generate the bias voltages of output stage nMOS devices. Thus, significant
power reduction can be achieved by removing the output stage nMOS devices. Moreover, in this
current subtraction method, relatively larger pMOS and nMOS devices should be used at the output
stage even to generate a small resistor current, resulting additional design area. Thus, replacing the
resistor current generation method from current subtraction to current addition, let us implement
smaller devices in the output stage, resulting a reduction of design area.
In this chapter we propose a new circuit technique that allows generating the reference voltage
by using only one parasitic bipolar transistor, thus the area size becomes significantly smaller and
bipolar device mismatch is eliminated. Also the proposed circuit outputs a fraction of the silicon
bandgap voltage, which can be set to almost any value. The output is fairly insensitive to temper-
ature and supply voltage variations and valid in both clock phases. Moreover, the proposed circuit
is designed with built-in current sources, thus saving unnecessary power consumption. Section 4.2
describes the concept, operating principle, and the circuits. The design issues and accuracy analysis
are discussed in Sect. 4.3, and the simulation results are presented in Sect. 4.4. Section 4.5 presents
the layout issues, while Sec. 4.6 compares the performances of the voltage reference presented in
this research with that of previously published voltage references. Finally Sect. 4.7 summarizes the
research.
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Figure 4.1: Conceptual diagram of the proposed low-power bandgap reference
4.2 Proposed low-power bandgap reference
4.2.1, Conception
The proposed bandgap reference is shown as a conceptual diagram in Fig.4.1. The proposed circuit
consists of:
o Two supply independent current sources
o A parasitic bipolar transistor
o A Voltage-to-current converter (VTCC)
o Output stage resister
Switch SW controls the current injection into parasitic bipolar ffansistor (Q) and generates
two different base-emitter voltages. When SW is oFF, current /e injects into Ql and base-emitter
voltage becomes V3p1. Next SI4z turns oN, current fed into Q1 changes to (n+ 1)/o and base-emifter
voltage becomes VsB2. YTCC network and current memory cells (CMCs) used in the proposed
circuit convert those Vs61 andVpB2 to currents given by VnmlRt andVnszlRl, then also generate
the current given by (VBrz 
- 
Vse)lPq. ,whete l/Rr is the transconductance of the WCC. The
currents memorized at two CMCs, Vnnlh and LVselfu, are mirrored with designed ratio o and
B, respectively, summed, and fed into Rz. By selecting proper values for a and p, it is possible
to generate temperature independent voltage. Note that this new architecture uses current addition
method to generate resistor output current. Thus, compared to bandgap reference presented in
previous chapter that uses current subtraction, significant power reduction can be achieved. Supply
independent current sources, VTCC and CMC are described in next section.
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4.2.2 Circuitoperation
The schematic of the proposed low-power CMOS bandgap reference circuit is shown inFig. 4.2,
and Fig. 4.3 represents the timing diagram. The proposed circuit is composed of following main
circuits:
o Supply independent current source
o Voltage to current converter (VTCC)
o Resistor output stage
o Startup circuit
o Bias generator
o Tlvo switched capacitor filters (SCFs)
Supply independent current source
The supply independent current source used in the proposed design is shown in Fig. 4.4.
The circuit structure and the operating principle is same as the current soluce described in
previous section. However, the location and the usage of the switch ,Sl7r is different, compared to
the current source shown in Fig. 3.a@). When 
^ll4zr is oN, differential amplifier compares Vnn of
Ql with the voltage across R1 and regulates them to be equal. Therefore, the gate voltage of M1 and
M2 is forced to flow supply independent currents through M1 and Mz. Assuming that the aspect
ratios of M1 : M2 is m : l, and M2 drain current (Iu) is 16, the base emitter voltage of Q1 and the
voltage across R1 can be expressed as
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vnt kr - Io,t=Vtnh,
and
VP1 = mIsR1,
respectively. Hence, Vnil = Vp1, w€ can write the expression for 19 as follows.
恥=枷=午
“
10Rl= (4.3)
Figure 4.5 represents the plots of eqs. (4.1) and (4.2) tor Rr = 140 kO, I=300 K, 15 = 1.77 x
10-rr pA, andm = 15. As itis clearfromFig. 4.5,eq. (4.3) alsohas tworoots, correspondingto
the currents I = I7"ro and / = Isnble. Therefore, the proposed design also required a startup circuit
so that to ensure I = Istabte is achieved. The startup circuit will be discussed in latter section.
Thus, during this phase, Ml drun current (Iu) and therefore the current through R1 (1a1) can
be expressed as follows,
?
???
?
??
(4.1)
(4.2)
(4.4)
The CMCs, which made up of SCFs (discussed later) and pMOS transistors, are used in the
proposed circuit in order to archive continuous output. While SlVr is oN, SCF2 senses the gate
voltage of Ml and memorizes it in the gate node of M5.
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Figure 4.2: hoposed low-power CMOS bandgap reference
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SWl
SW2,1
SW2,2
SW2
S73
SWl,1
SWl,2
Figure 4.3: Timing diagram
Voltage to current converter
Next, in Fig. 4.2, SITr turns orr and S!72 turns oN. The capacitor, C3, holds the gate voltage of
Mt,Mz and M3 from the previous phase and keeps the same drain current through M1 and M2.
Duringthisphase, Iy2andM3druncurrent, Iy3,&re summedandfedinto Or. Assumethataspect
ratio of M2 : M3 is 1 : n. Therefore, Vss of Q1 in present phase becomes
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During this phase, SI4z: turns oN. The circuit status on this phase is shown in Fig. 4.6. Through
negative feedback, operational amplifier places V6s2 across R1. Therefore the current flows through
R1 can be written as
乃 E2=1チhT
r2=推
子
助4=ち~枷=讐―器=守
(4.5)
(4.6)
(4.7)
This current is equals to the sum of 16 and drain current of M4 lya. Therefore Iy4 can be given
by
Next, when SIVI is oN, SCFI senses the gate voltage of Ma and memorizes in gate node of M6.
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Figure 4.4: Supply independent cuffent source
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Figure 4.5: Output current of supply independent current source
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Figure 4.6: Voltage to current converter
Resistor output stage
Assumingthataspectratioof Mt: Ms is I : oandthat of Ma: M6is I :B, continuedraincurrents
of MsQ) and MaQd can be expressed as
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ら=α等,
and
I, ^LVntt=P R '
respectively. Thus the total current given by
(4.8)
(4.9)
rREF=r5+f6
=αt琶
生+β Rl
Vdd
(4.10)
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iS ittected into R2・ThCrcfore,the output voltage of the proposed bandgap reference can be ex―
pressed as
Vnnp = R2x lppp
=!pvr^+FVrln(n+ l))Rr'
By selecting proper values for a, B and n such that
α21等「
二 十 β l■(刀十 Dl:F=(L
C2  1τ=可・ア藤
where fczx is the frequency of the switch control signals. The time constant r determines the
settling time of the proposed circuit, and therefore it is an impo(ant factor.
(4.12)
reference voltage with zero TC can be obtain. Further more, by changing the value of R2, Vpsp can
be set to any value between (Vpp 
- 
2Vooi and GND, where V6pp is the overdrive voltage of
pMOS.
Startup circuit
As discussed previously, the supply independent current source has two stable states, corresponding
to the currents given by lz"ro and Is1a61r. To ensure that the stable state is achieved, a starnrp circuit
shown in Fig. 4.2 is used. The structure and the operating principle of the startup circuit used in this
design is the same as the startup circuit used in the design, which is explained in previous chapter.
Bias generator
The all current mirrors used in the proposed design is implemented by cascode current mirrors,
to achieve the high output impedance and to reduce the current mirror mismatch, as discussed in
previous section. The bias generator circuit shown in Fig. 4.7 is used to generate the bias voltage
of pMOS cascode transistors.
Mz drun current is constant regardless of the status of switches. The bias generator uses this
constant M2 drann current as the input, and generate the bias voltage of pMOS cascode transistors
based on it.
4.2.3 Switched capacitor fitter (SCF)
The proposed circuit uses CMC, which is implemented by using SCF and pMOS transistors, in
order to archive continuous output. As shown in Fig. 4.8 the SCF is made up of two capacitors
and two switches, where X represents the SCF number. Switches SWa,1 and SWy,2 arc controlled
by non over-lapping clock signals as shown in Fig. 4.3. Capacitors and switches used in SCF were
implemented by metal insulator metal capacitors (MIMCAPs) and CMOS switches. When SWy,1 is
ON, capacitor C1 is charged to input voltage u;n. Next, SW'y,1 turns off and SWx,z turns on' If
uin 61nd us6 &ta not equal, then charge redistributed among C1 and Cz. This repeats until u;, = t)out'
The time constant of the switched capacitor filter is given by (see appendix B)
(4.11)
(4.13)
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Figure 4.7: Bias generator
Figure 4.8: Switched-capacitor fi lter
4.2.4 Differentialamplifier
The op-amp used in the proposed bandgap reference circuit is a simple P-channel input two-stage
differential amplifier as illustrated in Fig. 4.9. Also in this design, the operational amplifier common
mode voltage equals to the base-emitter voltage of the bipolar transistor, which is approximately
from 500 mV to 700 mV requiring a operational amplifier with low input-common mode voltage.
Theinputcommonmoderangeof thedifferentialamplifiershowninFig.4.9isfromVoo-Vrnp-
Vspp to Vcuo.
Vpues shares the same bias voltage with M2, providing supply independent bias current. Inputs
Vo andVn are connected to the nodes of Q1 andRl, respectively. A compensation capacitor C6, as
shown in Fig. 4.9, is used to ensure the stability of the current source generator.
61
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Figure 4.9: Two-stage differential operational amplifier
4.3 Design issues and accuracy analysis
4.3.'/., Input offset voltage
The input offset error of the differential op-amp introduces a significant error in output voltage
of conventional bandgap references. In typical bandgap references, operational amplifier offset
voltage is multiplied by a factor larger than l0 and appears as an error in the reference voltage [2].
Therefore low-offset op-amps or offset cancellation techniques should be used to achieve a precision
reference voltage in conventional bandgap references. Considering the offset error of the op-amp,
Ve5, ees. (4.4) and (4.6) can be rewritten as
Hence the output of the proposed bandgap reference, which includes the offset error of the opera-
tional amplifier, can be expressed as
Vsil + Vsg
rRt,os=IMi_os = &
, Vatz + Vosr2,os = &
yREF_OS=:等
:F{α
 ln券+βln(ん+1)}+:キαyas
(4.14)
(4.15)
(4.16)
The offset of the operational amplifier is therefore multiplied by the factor aRzlRr and appears
in the reference voltage. This means in return that the effect of the input offset voltage increases
with the increase of R21fu. For simplicity assume that the current mirror ratios are fixed. Then, as
mentioned in previous section, by only changing the value of R2, the output reference voltage can
Vdd
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besettoanyvaluebetween (Voo-2VooilandGND. Thusthemaximumvaluefor Rzl& canbe
calculated when the output reference reaches to (Vpp 
- 
2Vooil. Assuming that Vspp=Q.l V the
maximum output reference voltage for the proposed design can be given by
ンlE二脇4x=1.8V-2×0.lV=1.6V (4.17)
To set the output reference to the value given in eq. (4.17), R2 should be set to approximately
623 k{1,, resulting the maximum theoretical value
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Therefore, in the worst case, the input offset voltage of the amplifier will be multiplied by the
factor I.2 and appeared in the output reference.
However, on the other hand, assume that the output reference set to the typical value of the
conventional bandgap references, which is approximately 1.2 V at room temperature. By using the
same method as above, it can be shown that the input offset voltage of the operational amplifier
will only be multiplied by approximately 0.9. Thus, compared to conventional bandgap reference
in which the multiplication factor is larger than 10 [2], the proposed circuit shows superior perfor-
mance.
4.3.2 Switchedfeedthrough
Since the proposed circuit also uses the switched-capacitor technique, charge injection and clock
feedthrough become important design challenges. When SIfi turns off, charge injection and clock
feedthrough changes the gate voltage of M2 and M1. The voltage change due to channel charge
injects from,SWl and the clock feed through can be approximately given by
(4.21)
Since the SCFs are also sensitive to charge injection and clock feedthrough, the effect on the
reference voltage should be considered. The voltage of nodes a and b, shown in Fig. 4.8, are
警α‖“x=・
2
あα=警 17N姉(ちD~蛯″~路川 )一%らし″―降 ″ 叫
ラ7:[:]::ifittr)
娠2=β
{立;湯:等【2-9鷺1}δυl
δυεノ=yDD(
(4.18)
(4.19)
and
%vC。″
‰ Q西+C3 (4.20)
respectively, where Cox is the oxide capacitance per unit ataz, u;n is the input voltage of 
^SI4/r,
VTsy and VTsp are the threshold voltage of nMOS and pMOS, WpLp and WxLw are the total gate
area of pMOS and nMOS devices, Cspp and C6py zra overlap capacitance per unit width of pMOS
and nMOS, respectively. Therefore the total voltage change can be given by 6q 
- 
6u"i + fiury.
As a result of du1, the error current of gm16u1flow through Mt, where gml is the transconduc-
tance of M1. Furthennore, the error current of (n + l)gm26q is fed into Q1, where gm2 is the
transconductance of M2 and M:. This eror curent, which fed into Ol, results the voltage change
of (n+ l)gm26qlgmglinVnrz, where gmglis thetransconductance of Qr. Thereforethetotal
noise current flow through the output resister R2 due to du1 can be expressed as
64 CH■PTER 4.LOIPOⅥ鉦R BANDGAPREERENCE
directly affected from Sl7x,r and SWx,z.In node d, most of the channel charge deposited by SWy,1 is
absorbed by SWy.2 minimizing the voltage difference between two phases. However, in practically
the charge split between source and drain is not equal. Therefore the voltage difference in node
a between two phases is not zero, but compared to that of node b can be negligible. The voltage
change in node b due to channel charge injects from SWy,z and clock feedthrough can be calculated
by using the same equations of eqs. (4.19) and (4.20). Therefore the noise current flow through R2 ,
from M5, M6 can be given by
6ix = QM (5rr,,, + orrr,r) (4.22)
where x represents the SCF number, and gy is the transconductance of the corresponding pMOS
transistor. From eq. (4.19), it is clear that Suri can be minimized by selecting proper values for
WxLu and WpLp. However, in practice it is impossible to select values for WryZ1,' and WpLp
such that du"; becomes zero in all range of temperature, because u;n is a non-linear value. On the
other hand, from eq. (4.20), it can be seen that 6ur7 is independent of the input level of SCF, and
therefore only introduces an offset to output. Both du.; and 6ury are inversely proportional to C3,
and therefore smaller ip2 and 6i, can be archived by selecting larger C3 and C2, respectively. But
this drives to larger time constant, given by eq. (4.I3), and to occupy more design area. Howeve!
in case of applications such as pipeline AD converters and DC-DC converters [3, 4] which uses
sampled reference therefore continues reference is not required, smaller C2 can be used. Resulting
more design area reduction.
In the proposed design, values of C1, Cz and C3 were set to approximately 3 pF, SO fF and
180 fF, such that the worst case variation of VpBp between two phases to become less than 200 pV.
4.3.3 Current mirror ratios
From eq. (4.11), it is clear that the accuracy of current mirror ratios n, a and B are directly effects
the output. Assume that the maximum value of current mismatch is eVo. Thus the worst case of
Va6p deviation due to mismatch of u, B and n is given by
yREら=II考テ|(1+鳥)α ln券十
(1‐
■
T:5)β
ln{れ(1+T:5)+1}l (4.23)
In mass production, the worst-case deviation of the bandgap voltage is approximately *5Vo.
From section 4.3.3 it can be seen that to guarantee a worst-case deviation of +SVo in Vntr due to
current mismatch, e should be kept less than t3.75%o. For simplicity, considering only the effects
of threshold mismatch of pair transistors, current mirror mismatch can be approximated by [5, 6]
△ID  O.1ちχ   2
(4.24)rD vlyL Ls―yr″
where /r, is expressed in angstroms andW and Z in microns. Assume that the MOS devices are im-
plemented by square transistors, and the overdrive voltage is 100 mV. Thus, in a 0. I 8 pm technology
with to, ry 40 A, the minimum value of L and W should be 2.13 pm to achiev e *SVo worst-case de-
viation in Vasp. However, good layout techniques, such as cornmon centroid and use of dummy
devices, can be effectively used to rninimize the mismatch errors, so that to reduce the minimum
values of L and W.
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4.4 Simulation results
The proposed area-efficient, Low-power bandgap reference was designed in 0.18 pm CMOS pro-
cess, and simulations were carried out to verify the performance. The following simulations were
done:
o Temperature sweep.
- 
The supply independent current source.
- 
Operational amplifier
- 
Switched capacitor filter.
- 
The full bandgap reference.
. Stability analysis.
o Monte Carlo simulations.
- 
Operational amplifier input offset and its effect on reference voltage.
- 
Device mismatches.
o Power supply sweep.
o Transient Sweep.
4.4.1 Temperaturesweep
Operational amplifier
The operational amplifier is simulated using the same circuitry shown in Fig. 3.16. Figure 4.10 rep-
resents the simulation results of open-loop transfer function in different temperatures, and various
supply voltages. The aim of the operational amplifier used in the proposed bandgap reference is
sensing the voltages across the resistor Rr and bipolar transistor Q1, and regulate them to be equal.
This requires a high differential gain. As can be seen in Fig. 4.10, the open loop differential gain is
approximately 80 dB, and remain stable for all operating conditions.
From the Fig. 4.10, the worst case phase margin can be calculated as
P″= 180°-114°=66° (4.2s)
when temperature is 100'C. Thus, it can be said that the system is stable in all the operation condi-
tions. However, other than this small-signal ac simulations, the stability of the proposed design is
examined by using large signal time-domain simulation (applying a step functionto Vpp), and will
be discussed in latter section.
Supply independent current source
The simulated output current of the supply independent current source in different temperatures and
the temperature dependence are shown in Fig. 4.1I and 4.12, respectively. From above results. it
can be said that the supply independent current source is stable in temperature range from 0 oC to
100 oC, and the temperature coefficient of the output current is approximately -0.86 nA,/"C.
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Figure 4.10: Magnitude and phase of the open-loop transfer function
Figure 4. I 3 represents the simulated results of the base emitter voltages of Qt, V sil , dnd V es2,
corresponding to the phase of S W2 is onn and oN, respectively, and calculation results of AV6s. As
discussion in previous section, the temperature coefficients of both V sil and V 6s2 are negative, and
the temperature coefficientof LV6s is positive. The temperature coefficients of Vs61 and LVsp can
be calculated as follows.
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Figure 4.11: Output curent of supply independent current source in different temperature
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Figure 4.12: Temperature dependence of current source
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Note that, for simplicity, we ignore the second order effects. Thus, selecting the constants o and
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Figure 4.13: Temperature dependence of Vnn, VsB2 and LVs6
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Figure 4.14 shows the numerical calculation results of Vsil + Q.331o.092)Vsrz. The results
prove that the temperature dependence of the resultant voltage is negligibly small. In the proposed
design,theaspectratios of M1 ; Ms, M+: M6is selectedtoapproximately I8: 5, I : 7, respectively.
Thus the current mirror ratio a: B is to become approximately | :25.2.
Full reference
Considering the matching properties, Rr and R2 are implemented by 17.5 kO unit resistors. The
resisters values of R1 , R2 was set to 140 kQ and 245 kS>, respectively, such that the output reference
voltage becomes approximately 630 mV at room temperature. Figure 4.15 shows simulation results
of the output reference voltage (Vnni as a function of temperature for different supply voltages.
With a 1.8 V supply voltage, the proposed circuit produces a output voltage of 629 mV at room
temperature. With the 1.6 V supply voltage (standard supply voltage for for the proposed design),
the maximum variation of the output voltage over the temperature range of 0 'C to 100 "C is 0.8 mV
(629.3 mV at 50'C- 628.5 mV at 0'C). Thus the temperature coefficient of the output voltage with
1.6 V constant power supply is
1    629.3 nlV-628.5 1nV
×106
(4.29)
is O.85 mV(628.85 mV at
TCvoc=t.ov 629 1nV 100°C
= 12.6 ppm/'C
The worst case deviation of the output in above temperate range
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Figure 4.14: Numerical calculation results of V6il + Q.3310.O92)Vnzz
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Figure 4.15: Temperature and power supply dependence of reference voltage
69
1.328
﹇?
﹈
????
?
?
1.327
100
﹇?
?
﹈??
?
yDD=2.0
yDD=1.8
yDD=1・6
70 C… 4.LOWPO"便R BANDGAP UERENCE
Thus the worst case temperature
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Figure 4.16: Power consumption
50 "C- 628.0 mV at 0 oC), when 1.6 V supply voltage is applied.
coefficient can be given by
rC=蒜 ・    ×Ю6
=13.5 ppЩ/°C (4。30)
Figure 4.16 compiles the simulated results of supply current as a function of temperature for dif-
ferent supply voltages. From the results in Fig. 4.16, it can be shown that the reference circuit
consumed an average of 8.5p A in the temperature range from 0 oC to 100 oC, while consuming the
maximum of 9.27t"4 at 0 "C.
4.4.2 Monte Carlo verification
Monte Carlo (MC) simulation is used in order to estimate the operational amplifier offset and its ef-
fect on the reference voltage. We executed 1000 simulation runs under 1.6 V supply voltage in room
temperature and the obtained mean value and standard deviation of the operational amplifier offset
was 0.45 mV and 9.7 mV. The deviation of the Vp6p due to operational amplifier offset is shown
in Fig. 4.1,7. T'lte mean value and the standard deviation was 628.67 mV and 4.8 mV respectively,
which means in return that the operational amplifier offset error is reduced and appear in output, as
we discussed in previous section. Additionally, the mean value and the standard deviation of the
temperature coefficient distribution due to operational amplifier offset was 14.66 mY, and 3.43 mV
respectively, over the temperature range from 0 "C to 100 "C.
Finally, another set of MC simulations were carried out to investigate the effect of device mis-
match on the proposed circuit. We performed 1000 MC simulation runs under 1.6 V supply voltage
4.イ.SNllLAT10N ttSIILTS
mu=628.665m
sd=4.81374m
N=10o0
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at room temperature, and results are presented in Fig. 4.18. The mean value of Vpsp is 632.82 mV
and the standard deviation is 56.8 mY (9Vo). The value of standard deviation is slightly larger than
that of [5] in which trimming method is used. By implementing a trimming network or other mis-
match cancellation methods (such as chopping techniques), Vpsp deviation due to mismatch can be
further minimized.
4.4,3 Power supply variation and transient response
From Fig. 4.15, the worst-case deviation in VpBp due to power supply variation can be seen at T=0
"C. Thus the worst-case DC power supply rejection ratio can be calculated as
PSRRω。″=20 bg(∠奎2号疑 器 聖2型)
=20 1og(628.48 mV-628.00 1nV)～_52.3 dB (4.31)
Figure 4.20 shows the transient response of the proposed circuit, and Fig. 4.21 represents the
enlarged view. The settling time is approximately 20 ps. Temperature dependent of the settling time
can be neglected. Some spikes can be seen in the output when the clock changes. Therefore in the
applications that requires smooth reference voltage, the proposed circuit should be used with a low
pass filter. So that the spikes can be eliminated. But in the applications like pipeline A,/D converters,
which use sampled reference, those spikes will not become a problem.
72 C… 4.LOyPOwER BANDGAP…
350 450 ssO 650 750 8s0 950
VnrrlmVl
Figure 4.18: Vnrr variation due to device mismatch (Monte Carlo simulations: 1000 runs)
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Figure 4.19: Transient response of output voltage when step is applied to supply
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Figure 4.20: Transient response of the proposed circuit
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Figure 4.21:Enlarged宙ew of yREF ShOWn in Fig。4.19
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4.4.4 Stability verification
To check the stability of the proposed bandgap reference, a small step voltage is applied to the
supply voltage and the change in output voltage is examined. Figure 4.19 shows the simulated
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80pm
Figure 4.22: Layout of the proposed bandgap reference
transient response of the output when supply voltage change between 1.8 V and 2.0 V.
In simulation results, an overshoot and undershoot can be observed in output voltage, when the
supply voltage change from 1.8 V to 2.0 V and from 2.0 V to 1.8 V, respectively. The observed volt-
age change in output is 10.8 mY which is approximately +l.7%o of the final output. This voltage
change is approximately twice larger than the value which is observed in bandgap reference pre-
sented in previous chapter. This is because the previous bandgap reference uses current subtraction
in output stage, thus the noise currents due to supply voltage changes act to cancel each other.
4.5 Layout
Fig. 4.22shows the layout of the proposed circuit. The occupied layout area is less than 0.0064 mm2
(80 pm x 80 pm).
?
?
?
?
4.6 COMPARISON
4.6 Comparison
Table 4.1 compares the performance of the bandgap reference described in this research to that of
previously published bandgap references. The bandgap reference presented in this research shows
good performance in temperature dependence and shows best performance in design area. There-
fore it is ideal for low-cost, high accuracy and high performance application. Although t7l demon-
strated a low power consumption, our design is superior in all other performances. Moreover, the
proposed circuit shows very good performance in PSRR. Compared to this work, [8] and [9] have
demonstrated better PSRR, but our design occupies significantly smaller design area and consumes
less power.
4.7 Summary
A novel area-efficient, low power, fractional bandgap reference utilizing switched-current and current-
memory techniques is presented. The operating principles, design issues, accuracy analysis, and
verifications using SPICE simulations are discussed. Table 4.2 summarizes the performance of the
proposed bandgap reference. This design also uses only one bipolar transistor to generate the ref-
erence voltage so that the significant area reduction is chived. The proposed circuit is designed
and simulated in 0.18 pm CMOS process. The simulation results show that the output reference
voltage Va6p is approximately 628.5 mV, and the temperature coefficient of VpBp is smaller than
13.5 ppm/'C for the temperature range from 0 oC to 100 "C. The layout occupies only 0.0064 mm2
(80 pm x80 pm) and average power consumption is 13.6 pW.
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Table 4.1: Comparison to previously published CMOS bandgap references
This Work  [7]           [1]       [8]       [9]       [10]          [11]
Process            O.18-μm O.4-μm Flash  O.25-μn1  0・35-ltln  O・35 μ¨■1  0・5-μm digita1  0.35-μm
VREF(V)          0.6285     0.518        0.650    0.858     1.2       1.12          0.640
TC ppm/°C       13.5     118       10.4    12.4    38.3    127        580
Design Area(mm2) 0.0064     0.1          0.011     1.2      0.043    0.4           0.21
PSRR(dB)@kIIZ  -50@0.1  ‐20@1     -53@0.1 -68@0.1 …58@0.1 4¨5@0.0    N.A.
Power(μlⅣ)    13.6    5       138.6   162    24.5   1400      74
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Table 4.2: Performance summarv
Technology 0.18 pm CMOS
0.0064 mm2 180 pm x 80 pm)
Minimum Supply Voltage 1.6 V
ソhEF 628.5 nlV
13.5 pp可°C (0°C t0 100°C)TC Of LEF
Avcragc current consume   8.5 μA
SWI Switching Frequency l NIIHz
-52 dB(DC)
-50 dB@100Hz
-49.5dB C)1田z
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[2]
[3]
[4]
[5]
?
?
?
[8]
[9]
[10]
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Chapter 5
Ultra-low power current reference
5.L lntroduction
The increasing demand for portable electronic devices, micro-sensors, and bio medical sensors
makes the power-efficient circuits increasingly important. As a result, subthreshold circuits are at-
tracting attention because of their ultra-low-power consumption. One of the main drawbacks of
the circuits, however, is the exponential temperature dependence of drain current, which makes
the design of subthreshold circuits quite difficult. The implementation of a proper temperature-
independent current source into a chip could significantly suppress the temperature dependence of
the subthreshold circuit performance. Most current references based on PIAT use bipolar transistors
[, 2], while those using parasitic bipolar transistors available in the standard CMOS process show
poor performances, require a large design area, and consume relatively large power. Therefore, the
current references [1, 2] based on CMOS-only designs cannot be used in ultra-low-power appli-
cations. Another approach to current reference [3] based on B-multiplier, which requires resistors
and consumes several dozen microwatts is still not suitable for CMOS-only and ultra-low-power
designs. To overcome these problems, CMOS-only current references using subthreshold circuits
have been demonstrated [4, 5]. The CMOS-only current reference proposed by Oguey and Aibis-
cher [4] consumes very little power, and the circuit structure is very simple. However, the output
reference current of the circuit is proportional to Z0'4, where Z represents the absolute temperature
and is not suitable to be used as a temperature-independent current source. The current reference
in the literature [5] has shown reasonable temperature immunity and low-power consumption, al-
though the circuit techniques are quite complex and the temperature coefficient is not small enough
for high accuracy applications.
In this chapter, we proposed a new and simple current reference circuit composed of two current
subcircuits that have positive but different temperatue coefficients. The operation principle and
computer-based simulation results are presented. The output reference current is fairly insensitive
to temperature and supply voltage variations. The power consumption of the proposed circuit is
less than 1 pW. Therefore, the proposed circuit is ideal to be used as a temperature-independent
current source, which will help circuit designers overcome the exponential temperature dependence
of subthreshold circuit performance.
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Figure 5.1: Concept of proposed current reference
5.2 Structure of the proposed current reference
5.2.1 Operationprinciple
Figure 5.1 illustrates the conception of the proposed current reference. The circuit consists of two
current sources, .Ir and 12, that have different TCs, a current subtraction stage, and a output stage.
Current sources 11 and 12 generate different currents with a different temperature coefficients. In
the current subtraction stage, the currents generated by the current sources ft and /2 are multiplied
by proper coefficients and subtracted so that the resultant current has the minimum temperature de-
pendence. The output stage mi:rors the resultant current to the preferable output reference current.
The current source subcircuits that are used to generate current sources with different TCs, current
subtraction stage and output stage are described in next section.
5.2.2 Current source subcircuits
The current sources 11 and /2 in Fig. 5.1 are implemented using the current source subcircuit shown
in Fig. 5.2, which is based on B-multiplier circuit. However, the resistor of the B-multiplier is
replaced by a nMOS device M5, which is operated in the deep triode region. The bias voltages
for M5 is generated by diode-connected nMOS devices, M6 , operated in the saturation region. All
other transistors used in the current source subcircuit are operated in the subthreshold region.
In subthreshold region, the channel of MOSFETs is not inverted and current flows by diftrsion.
Thus the drain current of the MOSFETs operated in the subthreshold region is mainly composed of
the subthreshold leakage current (see appendix C ) and can be expressed as follows [6]
rD=KfO exp(∠生
)言芳半
二三
){1-exp(―I夕:)}
(5.1)
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MPl
Figure 5.2:Current source subcircuit
where rO is the drain curent whenたs=yr″give  in eq。(5.2).
お=μCα(η-1)嗜
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(5.2)
K is the aspect ratio (= WIL), ry is the subthreshold slope factor, V7 = (kTlq) is the thermal
voltage,,u is the carrier mobility, Cox is the gate-oxide capacitance per unit area, k is the Boltzmann
constant, and 4 is the elementary charge. For values of V25 > 4Vr (approximately 100 mV at
room temperature), Ip becomes almost independent of Vp5. Therefore, eq. (5.1) can be modified
as follows.
(5.3)
In the current source subcircuit shown in Fig. 5.2, nMOS transistors M1 and M2 shares the same
gate voltage. Thus the relationship between the gate-source voltages of M1 and Mz (Vcs1, Vcs,z)
and drain-source voltage of M5 (Vps,5) can be expressed as
Vcs,t = V65 1V6s2 (5.4)
On the other hand, all pMOS devices in the current source subcircuit shares the same aspect ratios,
resulting same drain current through Mt, Mz and M6. Therefore, from eqs. (5.3) and (5.4), we have
Vos,s =
rD=KIO exp(I生聾
)iテ:生
型三
)
??
?
?
?
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???
??
??
???
(5.5)
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thus,
where LV7r1= Vrn,z 
- 
Vrn,) is the difference between the threshold voltages of M1 and Mr The
threshold voltage of nMOS devices can be approximated by
Oa"^vrqo=o,vrs+2or+ffi 6.7)
where Oy5 is the difference between the work functions of the polysilicon gate and the silicon
substrate, (D6 is the Fermi potential given by
ΦF=笙ln`墜
ηレir ln(妻
:)―
△yT″伴h倍)一Y}
Therefore, the value of LV711in eq. (5.4) can be approximated by
△yr″=γ(・/2ΦF+yDs,5~ 回
By using eqs。(5.6)and(5.11),the temperature coemcient of yDs,5 Can be appro対mated by
l ∂yl          η
yr in(告
)  
｀
yDS,5  ∂:
「ln(妻
:)―
△yr・
′
The drain current of M5 0perated in the deep tnode region can be given by
IM5=μCα(¥)5(yG亀5~玲二J yDξ5
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(5.6)
(5.8)
(5。 10)
(5。 11)
(5。12)
(5.13)
1  ∂yDS,5
yDS,5 ∂T
qni
where, N"rr is the doping concentration of the substrate, Qarpis the charge in the depletion region,n; is
the intrinsic concentration of silicon, However, in eq. (5.7), the body effect has not been taken into
the account. Thus, considering the body effect, the threshold voltage of the nMOS transistor can be
re-wriuen as [7]
y7.″=路別 十γ(イ12ΦF+ysBI―V12ΦFリ (5.9)
where V5p is the source-bulk potential difference, and 7 is the body effect coefficient given by
Moreov鴫血e temperature coendent(}弁)Of■ Curem」ven h eq.(5.13)can be ShOWn by
栽 弊 =勝十ラ悪:I」トラ丁万1
∂(7Gs,5~7r二5)
∂r
十幾瞥 (5.14)
The carrier mobility, p, decrease with the temperature [8]. This temperature dependence of mobility
1z is given by
μ(r)〓μ(TO)(1:)~″ (5.15)
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where p(Zs) is the carrier mobility at room temperature and m is a constant. As mentioned above,
nMOS transistor M6 is operated in the saturation region, thus, the drain current Iy6 is given by
(5.16)
additionally, the temperature coefficient is given by
1 ∂IM6 2    ∂(yGs,6~VT二6)
(5.17)IM6 ∂r (yCS,6~yr二6)    ∂7
However, as shown in Fig. 5.2, nMOS transistors M5 and M6 shares the same gate voltage, thus
the temperature coefficient of V6s,6 is equal to that of V65,5. Since 1,y5 = IM6, drain currents
Iy5 and /y6 shares the same temperature coefficient. Thus, the temperature coefficient of Iy5 cart
be calculated by using eq. (5.17) as follows.
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栽弊=勝+ 2    ∂(7cs,5~7「二5)(yGS,5~VT二5)   ∂7
垂 >豊κl  ζ3
(5.18)
(5.20)
Note that, for simplicity, we assumed Vrn,s = Vrn,a.
Therefore, from eqs. (5.12), (5.14), (5.15) and (5.18), the temperature coefficient of the output
current, Iy5, of current source subcircuit in Fig. 5.2, can be written as
1 ∂fM5
fM5 ∂T (5.19)
The value of lrt is approximately 1.5 for ordinary nMOS devices. Consequently, the temperature
coefficient given in eq. (5.19) is positive. However, from a simple calculation, it can be seen that
for a given temperature, the temperature coefficient given in eq. (5.19) decreases with an increase
in (K2/K) ratio.
5,2.3 Temperature independent current source
The schematic of the proposed subthreshold current reference is shown in Fig. 5.3. It consists of
two current sources (Subcircuit (A) and Subcircuit (B)), a current subtract stage, and a output stage.
The current sources are implemented by using the above described current sources that are designed
to have current outputs with different temperature coefficients. Thus, the temperature coefficients
of the output currents can be calculated in the same manner described in previous section. In the
proposed design, we selected the aspect ratios of K1-Ka , such that
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As a result, the current source subcircuit (A) has a smaller temperature coefficient compared with
that of subcircuit (B). Thus we can write
+7>栽弊 (5.21)
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Figure 5.3: Schematic of proposed current reference
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On the other hand, all other devices in Subcircuit (A) and Subcircuit (B) were selected so that
Ius>l,yT.AssumethatarearatiosofMpl:Mp2andM3:Msarel:aand1:B,respectively.
Therefore, the drain currents of Mp2 and Ms become al1a5 and BIy7, raspectively. Thus, BI1a7 is
subtracted from aIy5, and the resultant current lasp given by
LEF=αfy5~βttИ7 (5.22)
is minored to the output stage.Thus, by choosing proper values for a and B, the temperature depen-
dence of lasF can be eliminated.
5.3 Simulation results
The proposed current reference was designed and simulated in the 0.25 pm CMOS process. Fol-
lowing simulations are done to verify the performance of ultra-low power current reference.
o Temperature sweep.
The B-multiplier current subcircuits.
The full current reference.
o Corner simulation
o Power supply dependence
5.3.1 Temperaturesweep
The B-multiplier current subcircuits
Figure 5.4 shows the simulated output current of the two current sources. The temperature coeffi-
cient of 1y5 and 11,a6 at room temperature can be calculated as,
85
rCA=81.28 nA
rCB=49.18 nA
87.2 nA-76.4nA
and
x 1328 ppm/'C
10°C
53.7nA-45.3 nA
(5.23)
(5.24)ry 1708 ppm/oc,
100°C
respectively.
As discussed previously, both currents have a positive temperature coefficient, and the temper-
ature coefficient decreases with an increase in the current. Thus, selecting the constants a andB in
eq. (5.22) such that a : B = 1328 : 1708, temperature dependence of lp6p can be compensated.
Figure 5.5 shows the numerical calculation results of (l328ll708X,ras 
- 
Iae. The results prove
that the temperature dependence of the resultant current is negligibly small. Thus, in the proposed
design, the current mirror ratios M p1:M p2 and Ma:Me were 3l:24 and 1 : l, respectively.
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Figure 5.4: Simulated output currents of current source subcircuits
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Figure 5.5: Numerical calculation results of (1328 1I708)Ius - Iua
The full current reference
The temperature dependence of the output reference current /ppp is shown in Fig. 5.6. The worst
case deviation of the output current in above temperature range is 0.13 nA (13.83 nA at -20 "C-
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Figure 5.6: Simulated temperature dependence of the reference current
13.7 nA at 50'C). Thus, the temperature coefficient of the reference current in the temperature
range from 
-20'C to 80 'C can be calculated as
13.83 nA-13.7nA
x 106
100°C
= 94.8 ppm/"C (5.25)
Figure 5.7 compiles the simulated results of supply current as a function of temperature. Due
to the output currents of both current source subcircuits have positive temperature coefrcients, the
current consumption increase with the temperature. The average supply current is approximately
455 nA in the temperature range of 
-20 oC to 80 oC.
5.3.2 Corner simulation
We simulated the proposed circuit using different process corners to investigate the effect of process
variation on the reference current. The results are shown in Fig. 5.8. The difference in Ipsp at
the process comers of TT, SF, and FS is negligible. In addition, IREF at each process corner
shows almost the same temperature dependence, because as seen from eq. (5.19), the temperature
coefficient of Iy5 and 17',a7 has little process dependence and could be seen as negligible. Therefore,
the temperature coefficient of the reference current also has little process dependence and could be
seen as negligible.
5.3.3 Power supply dependence
Figure 5.9 shows the power supply dependence of the reference current. As is clear from Fig.
5.9, the proposed current reference operates even at 2Y andthis voltage could be reduced further by
80600…20
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Figure 5.7: Power consumption
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Figure 5.8: Simulated reference current in different process corners
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using operation amplifiers instead of cascode current mirrors at the expense of power consumption.
5.4.COMPA間[SON 89
16
12
?
?
?
?
?
﹇?
?
﹈
??
??
?
?
??
?
）?
?
2 2.5
Supply voltage [V]
Figure 5.9: Power supply dependence of reference current
Table 5.1: Performance summarv
1.5
Process
Temperature Range
Temperate Coefficient
Power Consumption
Innr
This Work [4]
0.25 1tn1     2四
-20-80°C -40…80°C
95 ppm/°C  l100 ppΠプ°C
O.9レιlⅣ     O.07 μWV
13.7 nA     l-100 nA
[5]
0.35岬
0…80°C
520 ppm/°C
lルιW
96 nA
5.4 Comparison
Table 5.1 compares the performance of the current reference described in this research with that
of previously published current references. The current reference proposed in this research shows
the best performance in temperature dependence. Although the current reference circuit [4] has
demonstrated low power consumption, our design is l0 times superior in temperature dependence.
5.5 Summary
In this chapter, we presented a novel ultra-low-power current reference using subthreshold circuits.
The proposed circuit uses only CMOS devices; therefore, it can be implemented in the standard
CMOS process without using parasitic bipolar transistors or resistors. The proposed circuit is de-
signed and simulated in the 0.25 pm CMOS process. The operation principle and the simulation
results are presented. The simulation results show that the output reference current,Iap6 is approx-
imately 13.7 nA at room temperature, and that the temperature coefficient of lnrr is smaller than
CHん円臣R5.llLTRA―LOWP01石圧R CllJRRENTREWREIVCE
100 ppm/'C for the temperature range from 
-20 "C to 80 oC. The average power consumption is
0.9 pW. Furthermore, the proposed current reference shows temperature independent characteris-
tics in all process corners. This implies that the proposed circuit is ideal to be used as a current
reference to compensate for temperate dependence in ultra-low-power, subthreshold designs.
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Chapter 6
Conclusion
6.1 Summary
In Chapter 3, we presented an area efficient CMOS bandgap reference with switched-current and
current-memory technique. The proposed circuit uses only one parasitic bipolar transistor to gener-
ate reference voltage so that significant area reduction is achieved. The circuit produces an output
of about 650 mV and simulated results show that the temperature coefficient of output is less than
10.7 ppm/'C in the temperature range from 0 'C to 100 "C. The average current consumption is
about 49.5 pA in the above temperature range. Furthermore, output can be set to almost any value.
The circuit was designed and simulated in 0.25pm CMOS technology. The layout occupies less
than 0.011 mm2 (100 pm x ll0 pm).
In chapter 4, we proposed an area efficient, low power, fractional CMOS bandgap reference
utilizing switched-current and current-memory techniques. The proposed circuit uses only one
parasitic bipolar transistor and built-in current source to generate reference voltage. Therefore sig-
nificant area and power reduction is achieved, and bipolar transistor device mismatch is eliminated.
In addition, output reference voltage can be set to almost any value. The proposed circuit is de-
signed and simulated in 0.18 pm CMOS process, and simulation results are presented. With a 1.6 V
supply, the reference produces an output of about 628.5 mY and simulated results show that the
temperature coefficient of output is less than 13.5 ppm/'C in the temperature range from 0 oC to
100 'C. The average current consumption is about 8.5 pA in the above temperature range. The core
circuit, including current source, opamp, current mirrors and switched capacitor filters, occupies
less than 0.0064 mm2 180 pm x80 pm).
In chapter 5, we proposed a novel temperature-compensated, ultra-low-power current reference
based on two B-multipliers whose resistors are replaced by nMOS devices operated in the deep
triode region. The circuit, designed by a 0.25 pm CMOS process, produces an output reference
cunent of 13.7 nA at room temperature. Simulated results show that the temperature coefficient
of the output is less than 100 ppm/'C in the range from 
-20 'C to 80 'C and the average power
dissipation is 0.9 pW.
6.2 Further research and recommendations
There are many avenues for further research arising from this work. The following are among the
most salient:
93
94 CHAPTER6. CONCLUSION
The output voltages ofthe bandgap references presented in chapter 3 and chapter 4 are highly
suffered from switched noise. Some spikes of few millivolts can be seen in the output when
clock changes, and a drift in the output can be observed between different clock spaces, thus
it may limit the applicability of the proposed design. Therefore, further research should be
carried out to eliminate the effects of charge injection and clock feedthrough, so that a smooth
and constant output reference can be achieved.
The minimum required supply voltage for the presented voltage references can be calculated
as VBp +2Vsp.p, thus the proposed designs can be modified to operate in supply voltages less
than 1 V. In that case, the main challenge is to design a differential amplifier, which can be
operate in less than 1 V supply voltage.
Since the voltage references presented in this work uses switched control techniques, the
operational amplifier offset cancellation methods can be included, so that to eliminate the
effects of offset voltage.
The mismatch of the transistors operating in subthreshold region is comparably higher than
the ffansistors operating in strong inversion region. Thus, for the current reference presented
in Chapter 5, the dependence of the output on process and device mismatch should be further
investigated. For an example, this can be done by using Monte-Carlo simulation and mis-
match models. However, the mismatch model was not included in spice parameters used in
this work. Thus, Monte-Carlo simulation was not carried out.
Appendix A
Opamp Offset due to devices mismatch
S r.z
Figure A.1: Source coupled differential pair
Mismatch is the differential performance of two or more devices on a single integrated circuit
(IC), and device mismatches plays an important role in the design of accurate analog circuits. In
CMOS process, nominally-identical devices suffer from a finite mismatches due to uncertainties in
each step of the manufacturing process. Consider the source coupled differential nMOS pair shown
in Fig.A.l. As shown in Fig. A.2, the gate dimensions of nMOS transistors suffer from random,
microscopic variations and hence mismatches between the equivalent lengths and widths of two
transistors. On the other hand, MOS devices suffer from threshold voltage mismatch due to doping
levels, which vary randomly from device to device, in the channel and the gate.
One of the most important aspect of differential amplifiers is the input offset voltage, resulting
from mismatches in threshold voltage, geometry and load resistance. For an ideal differential am-
plifier, when the input terminals are connected together, the output voltage is at a desired quiescent
point. However, in practically, for a differential amplifier, the output voltage is difference from the
ideal output voltage when the input terminals are connected together. By dividing this voltage dif-
ferent by the differential voltage gain of the differential amplifier, the input offset voltage can be
calculated.
The input offset voltage of a simple differential amplifier can be calculated by using Fig.A.3.
Assume that both the input nMOS transistors and load resistors suffer from mismatch, thus for
Vout = 0, condition Ip1R1 = 122R2 should be satisfied. Thus assuming lot = Io and Ip2 - Ip + A,Ip,
?
「
Gl
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Figure A.2: Random mismatches due to microscopic variation in device dimensions.
Figure A.3: Determination of differential amplifier input offset voltage
the input offset voltage can be given by,
Vos,t = Vcst-Vcszt*6
= vtnm - t'rDl ,,
'1Bt -vrHN2-\k (A.1)
(A.2)
■ ■ ■ ■ ■
■ ■ ■ ■ ■
瞬 }―△yr″
(A。3)
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where the device mismatches are defined as, V7s1 = VrH, Vrnz = Vrn + LVrn; Ft = F =
ltnCu{WlL),Fz=F+M,andforsimplicity, ).=T= 0. AssumingL,IplIp,MlB<< 1,(A.3)can
be reduced to
Vos,in =
(A.4)
Hence,IDRD=(fD+△fD) R △RD)～rDRD+RD△ID+fDARD,Consequently△rD/1D～_△RD/RD,
and
(A.5)
notice that the square-root quantity in (A.5) is approximately equal to the equilibrium overdrive
voltage of each transistor, Vcs 
- 
V77r. Thus (A.5) can be rewritten as
%=:√陪+割―△玲″
b&加=yCS~yr″|:f;十今fl―△yr″
咤s,滋=(∠翌煽半21)2{(`釜ン)2+|,「12}+△巧‐″
(A.6)
Since the mismatches are independent statistical variables, (A.5) should be expressed as square
quantities as follows.
(A.7)
From (A.7), it is clear that operational amplifier input offset voltage resulting from load resistor
mismatch and transistor dimension mismatch can be reduced by designing with a small overdrive.
Furthermore, the threshold voltage mismatch is directly appeared in the input offset voltage. Thus,
the threshold voltage mismatch must be reduced using layout techniques such as common centroid,
and it is desirable to increase the transistor width. such that minimize to threshold mismatch.

Appendix B
Switched capacitor filters
(Dr
qr-q2=c(rr-uz) (B.3)
is transfered from u1 to u2 during each interval T. Assume that the u1 and u2 change slowly compared
to fr*, then the average current flowed in an interval T is given by
Qz
I
N Rsc
=>+
Figure B.1: Switched capacitor resistor.
The switched capacitor resistor circuit is shown in Fig. B.1 tll. The clock signals @1 and
02 are non-overlapping clock signals with frequency fcuc and period Z. When 01 is high, switch
51 becomes closed, the capacitor C is charged to ul. Assume that the charge 41 stored on the
capacitor during this period. Thus 41 can be written as
?
?
qt = Cut,
while if S 1 is opened and Sz is closed, the charge stored on the C is
4z = Cuz
If u1 and o2 are not equal, then charge given by qr 
- 
q2, which can be given by
| 
- 
c(q-uz)
tdog 
f
= 
ul-u2
Rr.
(B.1)
(B.2)
(B.4)
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Figure B.2: Switched capacitor filter.
where the effective resistance of the switched-capacitor circuit is given by
Rsc〓:=島
RC=暑ふ・
Φl
口
Sl
Φ2
|
口
S2?
?
Cl
?
?
C2
?
?
C2
(B.5)
Figure B.2 shown the switched capacitor filter which is implemented by switched capacitor resister
shown in Fig. B.1. The time constant, RC, of switched capacitor filter shown in B.2 therefore can
be written as
(B.6)
Appendix C
CMOS operation regions
The drain current of the nMOS transistor is given by the difference between the forward current ,1p,
and reverse current,lp , as follows.
(C.1)
(C.2)
(C.3)
values oflp and 1R are given by tzl 
In = Ir - In
t (vc-vrd 1llrr=rsr'[t.".rl--2f11
In=Ist'|,. "-r{ry=llrll
where V, = Yis the thermal voltage, ry is the subthreshold slope factor given byq
η=1+維
お〓讐。ηηC鋭嗜
(C.4)
(C.5)
for yG<yro+ηys(D)
(C.6)
for yG>y70+ηys(D)
This model covers all regions of normal MOS transistor operation. Note that Ip depends only on
V6 and Vs , and on the other hand, Ia depends only on V6 andVp.
The expressions for Ip and /p can be simplified to an exponential form in weak inversion and a
quadratic form in strong inversion as follows.
警・字件響―取のド
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Figure C.l: Vc vs Io
Equations C.l and C.6 can be plotted as shown in Fig. C.1. The operation regions of the
transistor, which are determined by the magnitudes of Iy and Ip, corl be explained by using the
plane shown in Fig. C.2.
For simplicity, assume that the IrB = Is represent the limit between weak and strong inversion.
lf Ir lIs > I and Inlls > 1, then both components are in strong inversion and the whole channel is
strongly inverted. Therefore, the transistor is operated in linear region.
If Ir I Is > I but Inl Is < 1, the reverse component is negligible and the current does not increase
with the drain voltage. In this condition, the transistor is said to be in forward saturation.
If lrlls < I but Inlls > 1, the the forward component is negligible and the current does not
increase with the source voltage. The transistor is still in strong inversion, but in reverse saturation.
lf Ir lls < 1 and Inlls < 1, the whole channel is only weakly inverted. Thus the transistor is
said to operate in weak inversion region.
Therefore, the level of inversion of the transistor can be characteized by using the inversion
coefficient. defined as
rc〓
“
αχ
(::,弁)
ノ
(C.7)
The transistor operates in weak inversion region for IC << 1, in strong inversion for IC >> l,
and in moderate inversion region for IC = l.
?
??
?
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?
?
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Figure C.2: Operation regions of a MOS transistor
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